

Table of Contents

Chapter 1 Bus Decode	1
Basic operation	1
Add a Bus Decode	1
Advance channel setting	2
Specially Bus Decode	4
Bus Decode Settings Introduction	7
1-Wire	8
10BASE-T1S	11
3-Wire	
7-Segment	15
8b10b Decoding	17
A/D Converter	
Accelerometer	22
AD-Mux Flash	24
APML	25
AVSBus	28
BiSS-C	30
BSD	33
BSS	34
BT1120	36
CAN 2.0B/ CAN FD	38
CEC	41
Closed Caption	43
Codec SSI	44
DALI	45



DDC (EDID)	47
DMX512	49
DP Aux Ch	50
eSPI	52
FlexRay	54
HD Audio	56
HDLC	58
HDQ	60
HID Over I ² C	62
HID Over SPI	64
HTSensor	65
HyperBus	67
I ² C	70
I ² C EEPROM	73
I ² S	75
180	78
IDE	80
IO-Link	84
IrDA	87
ISELED	89
ITU656 (CCIR656)	91
JTAG	93
JVC IR	98
LCD1602	99
LED_Ctrl	101
LIN	102



Line Decoding	105
Line Encoding	110
LPC	117
LPT	119
LTPI	121
Math	123
M-Bus	127
MCTP over I ² C	129
MCTP over I3C	131
MCTP over SMBus	133
Mobile Display Digital Interface (MDDI)	135
MDIO	137
MHL-CBUS	139
Microchip SWI	140
Microwire	141
MII / RMII / RGMII / GMII	143
Mini / Micro-LED	146
MIPI CSI	148
MIPI DSI	150
MIPI I3C	152
MIPI RFFE	155
MIPI SoundWire	157
MIPI SPMI	162
MMC	164
M-PESTI	168
ModBus	170



NAND Flash	172
NEC IR	185
OA3p(PMD)	187
OATC6 over SPI	189
PCM	192
PDM	195
PECI	197
PMBus	199
ProfiBus	201
PS/2	203
PWM	206
QEI	211
QI	213
QSPI	215
RC-5	217
RC-6	219
RGB Interface	221
RT_SWI	223
SAE J1850	225
S/PDIF	228
SDIO	230
SDQ	235
SDR SDRAM	237
SENT	240
Serial Flash	242
Serial PSRAM	249



Serialized IRQ	251
SGPIO	255
Smart Card (ISO7816)	257
SMBus	259
SMI	262
SPI	264
SPI NAND	272
SSI	275
ST7669	277
SVI2	279
SWD	281
SWIM	285
SWP	287
TDM	289
UART(RS-232, RS485)	292
UFCS	295
ULPI	297
UNI/O	299
USB PD	301
USB1.1	304
USB4/TBT3 SB	306
Wiegand	309
Chapter 2 Bus Trigger	310
Bus Trigger	310
Parallel Clause Trigger	312
Clause Trigger	
10BASE-T1S Trigger	320



BiSS-C Trigger	322
CAN Trigger	323
DALI2 Trigger	325
DPAux Ch Trigger	326
eSPI Trigger	328
HIDoverl2C Trigger	330
HyperBus Trigger	332
I ² C Trigger	334
I ² S Trigger	337
LIN Trigger	338
LPC Trigger	339
MDIO Trigger	340
MII / RMII / GMII / RGMII Trigger	341
MiniLED Trigger	343
MIPI I3C Trigger	344
MIPI RFFE Trigger	347
MIPI SPMI Trigger	348
ModBus Trigger	349
NAND Flash Trigger	352
PMBus Trigger	356
ProfiBus Trigger	358
SD/eMMC Trigger	359
SD/eMMC Data Trigger	363
SENT Trigger	365
Serial Flash / SPI NAND Trigger	366
SMBus Trigger	367




SPI Trigger	369
SVI2 Trigger	371
UART Trigger	372
USB 1.1 Trigger	374
USB PD Trigger	375



Chapter 1 Bus Decode

Basic operation

Add a Bus Decode



Method 1:


Click the Quick Setting in the menu (number 1 in the figure above), and select the bus decode.

Method 2:

Click Add Bus Decode (number 2 int the figure above) in the Label menu or right-click the label field to show the dialog box.




Advance channel setting



- **1. Bus Name:** Enter the label name with 31 characters or less. (Chinese word expresses two characters.)
- 2. Color: Set the waveform color.
- 3. Display the waveforms with decode
- 4. Display the waveforms with its decode together.
- 5. Advance:



Set the decode parameters or press **OK** to use default settings. There are "Channel"/"Parameter', "Color", "Range" settings






Specially Bus Decode


The bus decodes display the data in text format, but some decodes are able to show the original form for the data such as voice (I2S decode...), image, analog waveform (ADC decode) etc.

UART/CAN/FlexRay..bus decodes (released since 2009/9, LA Viewer Ver2.0): The data is displayed according to bit points in order to calculate the bit number •



S/PDIF analysis (released since 2010/11, LA Viewer Ver2.5):


Display the data in sound waveform.






l²S analysis (released since 2011/9, LA Viewer Ver2.6.3):

Display the data in sound waveform ∘



ADC bus decode:


Display the input data in graph •





PWM analysis (released since 2012/8, LA Viewer Ver2.7.3):

Restore and display the data in the waveform window as percentile or frequency ${}^{\circ}\,$





Bus Decode Settings Introduction


Please note: All are prefixed with 'Ch' except BusFinder or LA in the channel, which are prefixed with 'A'.



1-Wire

Developed by Dallas Semiconductor, the 1-Wire protocol defines several signal types such as Reset Pulse, Presence Pulse, Write 1, Write 0, Read 1, and Read 0, and combines these signal types into a command sequence. The transmission mode is LSB (Least-significant bit) to MSB (Most-significant bit), and the transmission speed is divided into Overdrive speed and Standard speed.

Settings



Channel: Setting the Data Channel Source

Bit Order: Set whether the analyzed data is LSB first or MSB first.



Data Byte Column Amount: Set how many bytes of data are displayed in a row of the Data field in the Report area; user can select 8, 16, or 32.

Timing Setting: all unit is us.

1. Slot Time:

- I. Min: Set the minimum length of time of a slot.
- II. Max: Set the maximum length of time of a slot.

2. Slot Interval:

- I. Min: Set the minimum length of time between each slot.
- II. Max: Set the maximum length of time between each slot.

3. Reset Time:

- I. **Min:** Set the minimum length of time that the waveform will be pulled down when is in Reset.
- II. **Max:** Set the maximum length of time that the waveform will be pulled down when is in Reset.

4. Presence Time:

- I. **Min:** Set the minimum length of time that the waveform will be pulled down when is in Presence.
- **II. Max:** Set the maximum length of time that the waveform will be pulled down when is in Presence.


5. Write One:

- I. **Min:** Set the minimum length of time that the waveform will be pulled down when 1 is written.
- **II. Max:** Set the maximum length of time that the waveform will be pulled down when 1 is written.

6. Write Zero:

- I. **Min:** Set the minimum length of time that the waveform will be pulled down when 0 is written.
- **II. Max:** Set the maximum length of time that the waveform will be pulled down when 0 is written.








10BASE-T1S

10Base-T1S uses Differential Manchester Encoding (DME). DME encodes data based on whether there is a transition within the clock period, indicating the logical state of the signal. If there is no transition within the clock period, the data state is logical 0. If transitions (either positive or negative) occur within the clock period, the data state is logical 1.

10BASE-T1S operates in a half-duplex bus configuration with a maximum length of 25 meters. It supports multipoint connections with two to eight nodes. The "S" in the standard name denotes short-range implementation. The intended use of 10BASE-T1S is to replace existing bus architectures that often result in "communication islands," such as CAN, CAN FD, LIN, and RS-485.

Settings:



Show Sync Code: Show Commit, SSD in report; enabled when checked. Hide BEACON: Hide Beacon data is not shown; enabled when checked.

FCS in Byte order: Present FCS in report in byte order; enabled when


checked.

Display 5B Code: Show special code value



Show MAC Data: Show MAC Packet.

In IPv4(0800h), there will be 20bytes header. The Data column is able to show Transport Layer Data only or including the header.




Transport Layer Data:

Total Length	Protocol	IP Source	IP Destination	Data			
0020h	UDP(11h)	192.168.0.20	192.168.0.255	75 30 75 30 00 0C 2C 93			
				64 00 02 7E 00 00 00 00			
				00 00 00 00 00 00 00 00			
				00 00			

Transport Layer Data & Header:

Total Length	Protocol	IP Source	IP Destination	Data			
0020h	UDP(11h)	192.168.0.20	192.168.0.255	45 00 00 20 01 7B 00 00			
				FF 11 37 EE CO A8 00 14			
				CO A8 00 FF 75 30 75 30			
				00 0C 2C 95 64 00 02 7C			
				00 00 00 00 00 00 00 00			
				00 00 00 00 00 00			

Results:






3-Wire

3-Wire protocol is established by HOLTEK SEMICONDUCTOR INC. It's Applied to control LED/LCD driver IC or EEPROM.

Settings



Channel: Show the selected channels (CS:CH0, WR:CH1, DATA:CH2,

RD:CH3)

LED Driver IC: Select LED driver IC application. **LCD Driver ID:** Select LCD driver IC application.

EEPROM: Select EEPROM application.


Active High: Select Active High.

Active Low: Select low chip select (CS).

Rising: Select Rising Data Edge.



Falling: Select Falling Data Edge.





7-Segment


A seven-segment display, is a form of electronic display device for displaying decimal numerals that is an alternative to the more

complex dot-matrix displays.

	LED	A	В	С	D	E	F	G
0	F G B E D C DP	ON	ON	ON	ON	ON	ON	OFF
1	F G B C DP	OFF	ON	ON	OFF	OFF	OFF	OFF
2	F G B C DP	ON	ON	OFF	ON	ON	OFF	ON
3	F G B C DP	ON	ON	ON	ON	OFF	OFF	ON
4	F G B E C D DP	OFF	ON	ON	OFF	OFF	ON	ON
5	F G B C DP	ON	OFF	ON	ON	OFF	ON	ON
6	F G B	ON	OFF	ON	ON	ON	ON	ON
7	F G B C DP	ON	ON	ON	OFF	OFF	OFF	OFF
8	F G B E D C DP	ON						
9	F G B C D DP	ON	ON	ON	ON	OFF	ON	ON




Settings



Channel: Show the selected channel (CH 0).

DP: to analysis decimal point.

Common cathode/anode: Show the same cathode or anode.






8b10b Decoding

8b/10b encoding is a coding technique commonly used in high-speed digital communications to convert every 8 bits of data into a 10 bits format. It was first invented by IBM in the 1980s to improve the reliability and stability of data transmission.

Setting



Data Channel: Set the signal on the DUT to the channel number of the logic analyzer.

(LVDS signals need to be converted into single-ended signals or use LVDS probes)

Data Rate: User can set the data rate manually, or choose the 'Auto', let software calculate the data rate automatically.

Option:


Invert Value: Invert the waveform.

Little Endian: The data would be sorted follow Little Endian when



checked.

Sync Symbol: Choose which k-code for syncing.






A/D Converter

A/D Converter (Analog-To-Digital Converter), is a device that uses sampling to convert a continuous quantity to a discrete time representation in digital form.

Settings



Data Channel Start From: ADC data channel start from

CLK Channel: CLK IN channel of ADC, enable CLK channel and Data Edge option when checked.

CS(OE) Channel: Chip Select channel of ADC, enable CS channel and Chip Select Edge option when checked.

Data Width: ADC data width, range: 4Bit ~ 32Bit

MSB First: Data bit starts form MSB; LSB defaulted



Chip Select Edge: Set the chip select edge; Active Low defaulted

Data Edge: Set the Data Edge; Falling Edge defaulted

Curve: Time(X)-Data(Y) Show the diagram in form of time as X axis; data as Y

axis.

Ramp/Step Function: Select Ramp/Step curve, Ramp Function defaulted

Color: Select the curve color

Bound Value Range:


Default: The maximum value that can be represented using the data width is the upper bound.

Use the maximum and minimum as the bound of Y axis: Use the maximum data as the top bound of Y axis and minimum data as the bottom bound of Y axis.

Insert Y axis bound: Set the maximum and minimum bounds of Y axis.


Result

Select 8-bit data, CLK/CS channels:





Select 8-bit data, CLK:






Accelerometer

Accelerometer (AccMeter) decoder is the SPI interfaced accelerometer data decoder, which provides bus value to acceleration value conversion and curve drawing function.

Settings



Channel Setting:

CS: Chip Select, must specified the active state of the CS pin.

CLK: Clock

SDI: Data Input Pin, must specified the data sampling edge.



SDO: Data Output Pin, must specified the data sampling edge.

Edge Setting:

CS: Set the trigger edge of Chip Select to High or Low.

SDI: Set the trigger edge of SDI to Rising or Falling.

SDO: Set the trigger edge of SDO to Rising or Falling.

Model: The IC model of the target accelerometer.

Initial Full-Scale: The default Full-Scale setting.

Display Setting, Enable when checked:

Plot: Enable/Disable to display the waveform in Time-Value curve.


Advanced Decode: Enable/Disable the address, value convert function.

Calculate Average: Enable/disable the average statistic function, the


statistic range is ±255 data.

Result

Standard decoder result



Advanced decode result + Time-Value curve display






AD-Mux Flash

AD-Mux Flash is one kind of parallel flash that utilize an Address and Data multiplexed interface.

Settings

Amax: Setting the number of address pin.

Quick Setup/User Defined: Only set ADQ[0](LSB) when select the Quick Setup, other channels will be set automatically. When check User Defined and press the button will show the dialog below:




Flash: Control pins of flash.

PSRAM: Control pins of PSRAM. Some MCP include Flash and PSRAM in one package. It will decode PSRAM at the same time when "has PSRAM" is checked.

Configuration: The default setting of configuration register. User must set here to make a correct analysis.






APML

APML protocol is established by AMD for it's Opteron CPU platform.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

8-bit addressing (Include R/W in Address): Show 8-bit addressing (include




7-bit addressing and 1-bit R/W). Enable when checked.

PEC: Packet Error Check. Enable when checked.

Ignore glitch: Ignore the glitch when the slow transitions. Enable when

checked.








AVSBus

AVS stands for Audio-Visual Coding Standard, which is a video and audio coding standard used to compress, transmit and decode digital video and audio data.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

AVSBus: Set the decoded data type to SData or MData.

Detail Report: Show details in report area, enabled when checked.








BiSS-C

BiSS-C (Bidirectional Synchronous Serial C-mode) designed by Ic-Haus. The BiSS Interface is based on a protocol which implements a real time interface. It enables a digital, serial and secure communication between controller, sensor and actuator. It is used in industrial applications which require transfer rates, safety, flexibility and a minimized implementation effort.

Settings



MA/SLO: Setting the channel of MA and SLO.

Type of data: Setting the type you want to decode. It include "Register Data-CDM", "Register Data-CDS", "Single Cycle Data".


Serial data length(bits): Setting the data length when Single Cycle Data mode.

Data Channel: Startup setting, users need to provide the number of slaves as the base information for decoding.

SLO Phase: Sets the delay phase of the SLO.










BSD


BSD(Bit Serial Device) is a serial communications protocol for battery monitoring in automotive application.

Settings



Data: The BSD data.

Bit rate: The bit rate of the BSD data






BSS

Bit Synchronous Single-wire interface (BSS), direct link with the onboard Engine Control Unit (ECU). Aim of the BSS is real time control (through digital protocol) of main electrical parameters, such as voltage regulation and load response timing.

Settings




Channel: Set the signal channel of BSS.

Detail Report: Detailed analysis of the byte content. Enable when checked.


Startup Setting: Set the value of the Time Scale Select Bit

ChipSet: Set the Chipset that are going to be analyzed.





Detail Report






BT1120

Digital interfaces for HDTV studio signals

The BT1120 is used for bit serial port transmission of HDTV signals. It mainly provides image format parameters and data transmission signals for HDTV production and international program exchange, and is backward compatible with old image frequencies of 60, 50, 30, 25 24Hz (progressive, interlaced, frame segmentation), total line number 1125, valid line number 1080 to cover both commercial and developing products. This interface will include all equipment necessary for broadcast and industrial applications.

Settings




Channel setting: Set the object to be tested, CLK, each Data 0-7, the channel number connected to the logic analyzer,

Quick Setting: the Data channel setting will be automatically incremented.

Stream: Y, CB/CR stream








CAN 2.0B/ CAN FD

The Controller Area Network (CAN) protocol has version 2.0A (Basic CAN, 11 bits) and version 2.0B (Extended CAN or Peli CAN, 29 bits); both versions have four message types: Data Frame, Remote Frame, Error Frame and Overload Frame as the diagrams below. The CAN Bus has two kinds of data output: CAN High (CAN_H) and CAN Low (CAN_L).

The data rate is flexible in CAN FD (CAN with Flexible Data-Rate). When CAN FD is transferring, it is 64 (bytes/per data) and including CRC17/CRC21.

Settings



Channel Settings:

CAN_H/CAN_L(RX): Can directly measure the stabilized physical layer or the



logic signal converted by the transceiver, the best signal to measure is the logic signal Rx.

Auto Detect Data Rate:

- **I.** When checked, the program assists in calculating the data rate.
- II. When unchecked, user can choose the built-in Data Rate setting or input Data Rate by yourself.
- III. The allowable input data rate range is 5Kbps-1Mbps.
- IV. If CAN FD function is checked, this function will be disabled automatically because the Data Rate will be changed.

Show Scale in Waveform: When the box is checked, a scale point is displayed on the top of the waveform, which is convenient to check the bit cutting status. This function is not available if CAN FD is checked.

CAN FD Setting:

ISO CRC/Non ISO CRC: User can adjust the rules of ISO CRC analysis and calculation.

Data Only:

- I. When checked, this function enables you to set the amount of data to be displayed in the analysis report, which can be set from 8 bytes to 60 bytes, and the data outside the set range will be deleted and not be displayed in the report, which is convenient for you to use when you view the report quickly.
- II. When unchecked, all Data will be displayed.

Report Format: Check this box to set the width of the data fields to be displayed in the analysis report, which can be set to 8, 16, or 32 bytes. 8 bytes will be displayed when the box is unchecked, and the following is an example of the application:

Data field width set to 8 bytes.


Frame Type	ID	DLC	Data	CRC(h)
FD Ext Data	01F587D6(07D;187	64	81 82 83 84 85 86 87 88	
			89 8A 8B 8C 8D 8E 8F 90	
			91 92 93 94 95 96 97 98	
			99 9A 9B 9C 9D 9E 9F A0	

Data field width is set to 16 bytes.

Frame Type	ID	DLC								ı	Data	ı						
FD Ext Data	01F587D6(07D;187	64	81	82	83	84	85	86	87	88	89	8A	8B	8C	8D	8E	8F	90
			91	92	93	94	95	96	97	98	99	9A	9в	9C	9D	9E	9F	A0
			A 1	A2	A3	A4	A 5	Α6	A 7	A8	Α9	AA	AB	AC	AD	ΑE	AF	в0




Use the CAN_L(Rx) signal for analysis.





CEC

Consumer Electronics Control, used for transmitting industrial specification AV Link protocol signals to support a single remote control to operate multiple AV machines, is a single-core, bi-directional serial bus.




Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.


Report Format: There are two types of settings, Advanced and Default. The Advanced mode explains the meaning of the Header and OPCode of the waveform.



Normal




Advanced





Closed Caption

Closed captioning is the process of displaying text on a TV or video screen. The text is encoded in the video data stream.



LA Channel: Show the selected channel.






Codec SSI

Serial Synchronous Interface (SSI) signal used by the codec (CODEC) inside the phone

Settings



Channel: Set the signal on the DUT to the channel number of the logic analyzer.






DALI


Digital Addressable Lighting Interface (DALI) is a technical standard for network-based systems that control lighting in buildings. The DALI standard, which is specified in the IEC 60929 standard for fluorescent lamp ballasts, encompasses the communications protocol and electrical interface for lighting control networks.

Settings



Data Channel: Show the selected channel.








DDC (EDID)

EDID (Extended Display Identification Data) is I2C protocol base on DDC wire and transmitted monitor information. Now, HDMI, DVI and VGA are support this protocol.

Settings



SCL: CLK of I²C. SDA: Data of I²C. Address Mode:

7-bit addressing: Show 7-bit addressing




8-bit addressing(Include R/W in Address): Show 8-bit

addressing(include 7-bit addressing and 1-bit Rd/Wr).

Ignore glitch: Ignore the glitches occurred due to the slow transitions.

Statistic Mode: Collect all the data frames into one report by register address order.





DMX512

DMX512 is a standard for digital communication networks that are commonly used to control stage lighting and effects..


Settings × DMX512 Settings Channel Channel **‡** A0 Data ✓ Auto Detect Baud 250000 Range Decode Range To From Buffer Head Buffer Tail • Default ✓OK **≭**Cancel

Data: Show the selected channel (CH0).

Auto Detect: Set the Baud Rate manually if not selected.

Result

Use grayscale to display the decode results.






DP Aux Ch

The DP Aux Ch is to detect the link, configuration and status of the Display Port source. The Display Port is the digital display interface that is specified in the VESA standard. (Support DP 2.1, eDP 1.5)

Settings



Channel: Set the channel to decode

Show DPCD: Show the Display Port Configuration data. Enable when checked.

I. DP Version supported to 2.1

II. eDP Version supported to 1.5

III. DPCP 00108h: 8b/10b or 128b/132b encoding options are available.

Mode: Choose the mode DP_Aux / HPD / PWR

Show EDID: Show the EDID information. Enable when checked.

Startup transaction: Set the transaction type of the first frame


Reply Timeout: Set the value of timeout








Show the DPCD information



Accessories:

https://www.acute.com.tw/en/product/detail143








eSPI

eSPI is the transmission protocol used in new generation baseboard of Intel, and its specification is to integrate SMBus / LPC / SPI Flash interface to simplify bus and increase transmission efficiency. Source of specification is based on Enhanced Serial Peripheral Interface (eSPI) Interface Base Specification (for Client and Server Platforms) June 2013, Revision 0.75.

Settings



Channel:

CS#: Chip Select (Active Low)



SCK: Clock

I/O0 – I/O3: Data input / output

Alert: Alert signal (Optional)

Reset: Reset signal (Optional)

Startup Settings:

I/O Mode Setting: Set the initial I / O state to be Single / Dual / Quad, and I /

O state would be switched automatically by the content of the waveform.

Default Alert Mode: Set the channel of Alert signal.

Command deselect time: Set tSHSL, Chip Select# Deassertion Time.

Clock LOW to output valid: Set tCLQV, Output Data Valid Time.

Advanced Decode Setting:

Show Configuration Detail: Show details of SET_CONFIG / GET_CONFIG.

Show Status Bit Def.: Show details of Status.

Reduced Report: Reducing the report is easy to check the Command Flow.

Filter Setting: To show or hide the specific OP Code / Cycle Type or

Address range in the report.

Note: The setting of Address Filter would be saved as

LA\eSPI\eSPIFilterX.bin in the work directory.






FlexRay

FlexRay is an in-vehicle communication network standard that supports two communication channels, each with a speed of up to 10 Mbps.

Settings



Channel: Set the channel, Communication Data (TxD)

Communication Data (TxD): The TxD data is from the TxD and TxEN of the FlexRay transceiver.

Communication Data (RxD): The RxD data is from the RxD and RxEN of the FlexRay transceiver.

Auto detect Data Rate: Default is Auto Bit Rate. If disabled, you may use built-in Bit Rate 10/5/2.5 Mbps or input manually, ranges from 1Mbps-20Mbps.

FlexRay Channel: Channel A or B, for Frame CRC checking.



Errors are:


Error	Description						
TSS Error	Unable to detect TSS						
FSS Error	Unable to detect FSS						
BSS Error	Unable to detect BSS						
FES Error	Unable to detect FES						
Header CRC Error	The header CRC value is incorrect						
Frame CRC Error	The frame CRC value is incorrect						

Abbreviations are:

Abbreviation	Description						
TSS	Transmission start sequence						
FSS	Frame start sequence						
BSS	Byte start sequence						
FES	Frame end sequence						
DTS	Dynamic trailing sequence						
CAS	Collision Avoidance Symbol						
MTS	Media Access Test Symbol						
WUP	Wakeup Pattern						
CID	Channel Idle Delimiter						

Result


10Mbps FlexRay Communication Data(RxD)





HD Audio


High Definition Audio, also known as HD Audio or by its codename, Azalia, is an audio standard created by Intel to be used on their chipsets, i.e., it is a standard for high-quality on-board audio. In this tutorial we will explain more about this feature.



Channel: Show the selected channel.



Direction: Determines whether the I/O data decoding is SDI or SDO; this selection affects the rules of the analysis and causes the color-coded options in the lower field to change.






HDLC

HDLC (High-level Data Link Control) is the default synchronous data link layer protocol used in the equipment of Cisco.

Settings



HDLC: Set the channel of the signal.

Option: Start up Setting of signal analysis


I. Mode: Choose the analysis method.

II. Parity: Set Parity (High / Low)

III. Baud Rate: Set Baud rate



- IV. Address Bits: Set the length of Address Bits.
- V. Control Bits: Set the length of Control Bits.
- VI. FCS Bits: Set the length of FCS (Frame Check Sequence) Bits.
- VII. Order: Bit order of transmission.






HDQ

Developed by TEXAS INSTRUMENTS for battery management display applications, primarily in consumer electronics, HDQ is available in two data width formats, 8-bit and 16-bit, with a fixed 7-bit address. An HDQ packet mainly consists of Break, 7 bits Address, 1 bit R/W and 8 bits Data or 16 bits Data. The transmission method is LSB (Least-significant bit) to MSB (Most-significant bit), and the maximum transmission rate is 5 Kbit/s. The maximum transmission rate is 5Kbit/s.

Settings



Channel: Set the HDQ channel: Show the selected channel (CH 0).

Show Battery Information: monitor the command between battery and IC.

Invese Waveform (IDLE Low): Invert the waveform. Enabled when




checked.


Result

Write: Indicates that the data is written and followed by the data.

Read: Read Indicates that the data is read, followed by the data.



Show the battery information






HID Over I2C

HID Over I2C (Human Interface Device Over I2C) is mainly used in Windows 8, ARM platform architecture; the other is HID Over USB is used in x86 system, in Windows 8 common support for HID Over I2C bus protocol device is touch pad.

Settings



Channel: Show the selected channels (SCL:CH0, SDA:CH1, ATTN:CH2).

Custom Format: Customizable partial analysis content.

Setting: Click on it to bring up Notepad to edit the decoding format, the format is as follows: CMD, {Name of parse field 1, Number of bytes in parse field 1, Arrangement of parse field 1},


7-bit addressing: Show 7-bit addressing.

8-bit addressing (Include R/W in Address): Show 8-bit addressing (include 7-bit addressing and 1-bit Rd/Wr).



10-bit addressing: show 10-bit addressing.

Ignore glitch: Ignore the glitches occurred due to the slow transitions. Enabled when checked.







HID Over SPI

HID Over SPI (Human Interface Device Over SPI) protocol is established by Microsoft. It's applied for Windows 8 ARM platform.

Settings



Channel: Show the selected channels (CS, CLK, MOSI, MISO).






HTSensor

An HTSensor is a sensor designed to measure and monitor environmental conditions. It typically measures environment-related parameters such as temperature and humidity and provides the corresponding data to a system or device for processing or control. These sensors are widely used in a variety of devices and systems, such as smart homes, automation systems, climate control systems, medical devices, and so on.

Setting




Data: Set the channel number of the Logic Analyzer to which each signal end is



connected on the object to be tested.


Chip Setting: Configure supported chip models or user-defined chip parameter details.





HyperBus

HyperBus is a high-performance memory interface technology designed to increase data transfer rates, especially in embedded systems such as smartphones, tablets, and IoT devices. Proposed by Micron Technology and adopted by several device manufacturers, HyperBus technology can support many different types of memory, most commonly used for connecting Flash memory and DRAM (Dynamic Random Access Memory), while providing faster data read and write speeds than traditional SPI and parallel memory interfaces.





Mode: Switching mode, can be set to Hyper Flash or Hyper Ram.

Bus Width: Setting the bus width, can be set to 8 or 16.

Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.


Display CA[47:0] in report: Displays CA[47:0] total 48bit information in the report. Available only when the mode is switched to HyperFlash. Enabled when checked.

Invert CLK: Invert CLK: Available only when mode is switched to HyperRam. Enabled when checked.

HyperRAM Options:

- Phase Delay (CMD, Write Data): Sets the number of sample points for Delay, valid only when the mode is switched to HyperRam.
- II. Latch Method and Phase Delay (Read Data): Set the number of sample points for CLK (valid only when mode is switched to HyperRam) or RWDS Delay.
- III. Latency Count: Sets the number of Delay CLKs, valid only when the mode is switched to HyperRam.
- IV. Data Arrangement: Sets the mode of the Data Arrangement to one of two modes.








I²C

I2C is a two-wire serial communications bus, using a multi-slave architecture, developed by Philips in the 1980s to enable motherboards, embedded systems, or cell phones to connect to low-speed peripheral devices, and is a commonly used type of electronic circuit system. I2C uses only two bi-directional signal lines, one clock line (SCL) and one data line (SDA). Signal content has a total of start (Start), address (Address), data (Data), read/write (Read/Write), etc., the transmission method is bidirectional, the data format is divided into two kinds of 8 bits and 10 bits. The transmission rate is 100kbit/s-3.4Mbit/s. The data format is divided into 8 bits and 10 bits.





Clock Channel (SCL): Transfer clock of I²C.

Data Channel (SDA): Transfer data of I²C.

Address Mode:

- 7-bit addressing: Displays the address in 7-bit width and Rd/Wr in
 1-bit width.
- II. 8-bit addressing(Include R/W in Address): Displays an 8-bit width address (7-bit width address plus 1-bit Rd/Wr).
- III. 10-bit addressing: Displays a 10-bit width address.

Report:

- Show data in report: Displays the data in the report area with a choice of 8 or 16 fields.
- II. Show NACK: Marks the Byte as NACK in the field. enabled when checked.
- III. Unwrap the ASCII frame: Add "ASCII" field in the report area.

 Enabled when checked.

Clock Stretching: Set the length of time for Clock Streching. Enabled when checked.


Ignore Glitch: Ignore glitch caused by slow transitions when analyzing. Enabled when checked.



Result

Wr: Indicates that the data is written.

Rd: Indicates reading data.






I²C EEPROM

EEPROM, or E²PROM, is known as Electrically-Erasable Programmable Read-Only Memory, and the interface of EEPROM components can be classified into serial and parallel, with I²C EEPROM belonging to the 2-wire serial EEPROM, and its model is a series starting with 24. I²C EEPROM belongs to the 2-wire serial EEPROM, and its model number is a series starting with 24.

Settings



Clock Channel (SCL): Transfer clock of I²C.

Data Channel (SDA): Transfer data of I²C.

Device Address:




- 1. Control Code: Display Control Code.
- IV. 7-bit Addressing: Displays the address in 7-bit width and Rd/Wr in1-bit width.
- 8-bit Addressing (Include R/W in Address): Displays an 8-bit width address (7-bit width address plus 1-bit Rd/Wr).

Word Address: Set the number of valid bits of I2C EEPROM address, the default value is 8.

24LCS61 / 24LCS62: Select whether to analyze 24LCS61 / 24LCS62. enabled when checked.


Ignore Glitch: Ignore glitch caused by slow transitions when analyzing. Enabled when checked.





I²S

I²S is an interface standard for transferring digital audio data between ICs. It is a bus standard developed by Philips for transferring audio data between digital audio devices, and is often used for transferring PCM audio from a CD to a DAC in a CD player. The I²S standard specifies the hardware interface specifications and the format of the digital audio data, and uses a sequential approach to transmit two groups (left and right channels) of data. It consists of three transmission lines, a clock line (SCK), a word selection line (WS), and a data line (SD). The data format is up to 32 bits.





Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Data Bits: The number of bits of analyzed data ranges from 1 to 32 Bits; the default value is 16 Bits.

Sound reduction:

- Display the audio waveform: User can draw the waveform of the sound in the Waveform area. Enabled when checked.
- Save as WAV file: All Data can be saved as a sound file (.WAV) and saved in the working directory. Enabled when checked.
- 3. Playback: The default setting is off. This function collects all the data and plays it back after analyzing it. This is the fastest way to confirm that the sound is being transmitted correctly without having to go through the data one by one. Since the length of playback time depends on the depth of data that the Logic Analyzer can record, it is recommended that you increase the Logic Analyzer's data depth and reduce the number of channels used by the Logic Analyzer. Enabled when checked.
- 4. Align common sample rate: Automatically archives the sound waveforms with the sampling rate closest to the commonly used ones (44.1KHz, 48KHz). Enabled when checked.


Config:


- 1. Mode: switch mode base on the needs.
 - i. I²S Justified
 - ii. MSB Justified
 - iii. LSB Justified
 - iv. PCM



- v. TDM
- Enable meet full scale: Auto-completes missing bits in multiples of 8,
 e.g., 15 bits to 16 bits, 17 bits to 24 bits, enabled when checked.
- 3. **Report:** User can select the number of columns displayed in the report area.

TDM Setting Parameter Definitions:








180

The Inter 8080-series interface is mainly used for LCM data transfer. It is simply called I80 interface. To analyze the 8080-series, 3 or 4 Ctrl Buses (WR, RD, CS, and D/C) are required, and the Data Bus requires at least 4 bits depending on the user's definition, so at least 7 channels are required: WR, RD, CS, D0-D3, and 8 channels if there is a D/C Pin. The channel numbers of these signals can be adjusted. The channel numbers of these signals can be adjusted. The 8 bits Data bus requires 11 signals: WR, RD, CS, D0-D7, and so on... WR to CH0, and so on.





Select Channel: Show the selected channels (WR, RD, CS, D0, D1, D2, D3,


D4, D5, D6,...).

On D/C: Use the D/C pin as Command (Low) or Data (High).

Data Bus: Select 4 Bit, 8 Bit, 12 Bit, 16 Bit, 20 Bit, or 24 Bit.

Bit Order: Select LSB First or MSB First.

Report Data: Select 8 columns or 16 columns.





IDE

IDE (Integrated Device Electronics) is a standard interface for hard disks, solid-state drives, CD-ROMs, etc. IDE was first used by Western Digital in the U.S. for its hard disk sales business. The name IDE was first used by Western Digital in the United States for their hard disk sales business. The official specification name is ATA/ATAPI (Advanced Technology Attachment/AT Attachment Packet Interface). The ATA specification has continued to be added to due to the increased capacity of hard disks, the need for higher transfer speeds, and the constant evolution of storage devices. In 1998, the ATAPI specification was added to ATA-4, allowing ATA to connect to optical drives and other storage media. In 2003, the SATA (Serial ATA) specification was released, which retroactively renamed the original Parallel ATA to PATA (Parallel ATA) to differentiate it.

To analyze IDE, because it is a parallel transmission, it needs to use more channels, so we have to divide it into three types.

Normal channel (11 pin): Its signals are DASP-, DIOR-:HDMARDY-:HSTROBE, DIOW-:STOP, DMACK-, DMARQ, INTRQ, IORDY:DDMARDY-:DSTROBE, PDIAG-:CBLID-, RESET-, CSEL and IOCS16. -.

Register channel (5 pin): its signals are CS(0:1)- and DA(2:0).

Data channel (16 pin): its signal is DD(15:0).

We recommend that IDE bus of the target system to be connected to the instrument as the following table:


IDE Pin No.	IDE Pin name	III) E PIN DASCRINTION	LA default Channel No.
Pin1	Reset-	Hardware reset	Channel 0
Pin2	Ground		
Pin3	DD7	Device data	Channel 1
Pin4	DD8	Device data	Channel 2
Pin5	DD6	Device data	Channel 3
Pin6	DD9	Device data	Channel 4



Pin7	DD5	Device data	Channel 5
Pin8	DD10	Device data	Channel 6
Pin9	DD4	Device data	Channel 7
Pin10	DD11	Device data	Channel 8
Pin11	DD3	Device data	Channel 9
Pin12	DD12	Device data	Channel 10
Pin13	DD2	Device data	Channel 11
Pin14	DD13	Device data	Channel 12
Pin15	DD1	Device data	Channel 13
Pin16	DD14	Device data	Channel 14
Pin17	DD0	Device data	Channel 15
Pin18	DD15	Device data	Channel 16
Pin19	Ground		
Pin20	Key pin		
Pin21	DMARQ	DMA request	Channel 17
Pin22	Ground		
Pin23	DIOW-:STOP	Device I/O write: Stop Ultra DMA burst	Channel 18
Pin24	Ground		
Pin25	DIOR-:HDMAR DY- :HSTROBE	Device I/O read: Ultra DMA ready: Ultra DMA data strobe	Channel 19
Pin26	Ground		
Pin27	IORDY:DDMAR DY- :DSTROBE	I/O channel ready: Ultra DMA ready: Ultra DMA data strobe	Channel 20
Pin28	CSEL	Cable select	Channel 21
Pin29	DMACK-	DMA acknowledge	Channel 22
Pin30	Ground		
Pin31	INTRQ	Device interrupt	Channel 23
Pin32	Obsolete (see note)	Device 16-bit I/O in ATA-2	Channel 24



Pin33	DA1	Device address	Channel 25
Pin34	PDIAG-:CBLID-	Passed diagnostics: Cable assembly type identifier	Channel 26
Pin35	DA0	Device address	Channel 27
Pin36	DA2	Device address	Channel 28
Pin37	CS0-	Chip select	Channel 29
Pin38	CS1-	Chip select	Channel 30
Pin39	DASP-	Device active, device 1 present	Channel 31
Pin40	Ground		






Channel: Set channel number for General, Register, and Data Bus.

Transferring Mode: User can specify which specification will be used by the device to be tested so that commands can be interpreted correctly during IDE analysis. If it is not specified correctly, the analysis can be performed.


Analysis Report: User can specify that only those registers are displayed in the Display Report window. For example, if the Data Register is unchecked, data about the data register will not appear in the Report window. In this way, the contents of the data registers are filtered out when viewing the analysis results.





IO-Link

IO-Link is a communication system that connects smart sensors and actuators to automation systems, in accordance with the Single-drop digital communication interface for small sensors and actuators (SDCI) in the IEC 61131-9 standard. This specification includes electrical connections and digital communication protocols through which smart sensors and actuators can interact with automation systems.



Channel: Set the C/Q signal terminal on the object under test to be connected to the channel number of the logic analyzer.

Timing Constraints:


- **Transmission Timeout:** The default is 30 TBIT. If IDLE is larger than this value, the next data will be decoded and analyzed by the Master.
- Response Time: The default is 10 TBIT. If IDLE is less than this value and greater than 3 TBIT, the next data will be decoded and analyzed by Device.

Analysis Mode: The report will be analyzed in the selected mode (Overview, Frame, ISDU, Event).




Result


Overview



Frame








Time/Div = 200 us _ Acquired: 14:14:48.036 00 00 00 Live ٥ Q Search All Fields Text includes EX A V Instance Notification SINGLE SHOT Application DEVICE



IrDA

The Infrared Data Association (IrDA) was formed in 1993. The IrDA is point to point user model for a wide range of appliances and devices.

Settings




Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Invert Waveform: Invert the waveform before analysis. Enabled when checked.

Mode:



- **1. SIR:** After switching to SIR mode, enter the transfer rate to complete the setting.
- 2. **HDLC:** After switching to HDLC mode, enter the input rate to complete the setting.
- 3. 4PPM (FIR):






ISELED


ISELED (Integrated Smart Embedded LED) is a new smart embedded LED technology designed to provide more efficient and intelligent control of LED lighting systems. It combines the luminous performance of LEDs with integrated circuit (IC) technology to enable more precise and flexible control for a wide range of application scenarios, especially in automotive, architectural and consumer electronics.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.








ITU656 (CCIR656)

ITU656 describes a simple digital video protocol for streaming uncompressed PAL or NTSC Standard Definition TV (525 or 625 lines) signals. The protocol builds upon the 4:2:2 digital video encoding parameters defined in ITU-R Recommendation BT.601, which provides interlaced video data, streaming each field separately, and uses the YCbCr color space and a 13.5 MHz sampling frequency for pixels.






Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Data Bits: Show the number of data bits.

Save Raw Data: Save the result as .bin file. Enabled when checked.






JTAG

JTAG (Joint Test Action Group) is an international standard test protocol (IEEE 1149.1), mainly used for on-chip internal testing, and nowadays most advanced components support JTAG protocol, such as DSPs, FPGAs, etc. The standard JTAG consists of five signal interfaces: TCK, TMS, TDI, TDO and TRST, four of which are input signal interfaces and the other one is output signal interface. The standard JTAG consists of five signal interfaces: TCK, TMS, TDI, TDO and TRST, four of which are input signal interfaces and the other one is an output signal interface. The basic principle is to define a TAP (Test Access Port) inside the device and test the internal nodes with a dedicated JTAG test tool.

Settings




Channel: Specify the channel number of the Logic Analyzer to be connected with the object to be tested, the TRST pin can be decided by the user, if you are going to use the function of interpreting commands, then the system will decide whether to use the TRST pin or not according to the data of the commands that you have selected, and the user can decide whether to turn on the cJTAG or not, if you turn on the cJTAG option, the TDI/TDO channels are displayed in If



cJTAG is enabled, the TDI/TDO channels will be grayed out, and the TCK/TMS channels will be treated as TCKC/TMSC channels in cJTAG OScan1 mode.

Advanced:




- I. Show the test data is: User can select the state of TAP state as Shift-IR, Shift-DR. TDI or TDO data will be displayed in hexadecimal.
- II. **Test Data Bit Order:** The length of data may vary during data transmission by JTAG. Therefore, the user can specify whether the data is LSB First or MSB First when interpreting TDI/TDO.
- III. Interpreter Instruction: If you open the Explain Command function, you will see a list of commands, and the JTAG protocol analyzer will display the commands in the Instruction register during Update-IR.

 Users can select "Edit..." function to add and modify the instruction list file (JtagInst.txt) by themselves using the editor. After finishing the modification, click "Refresh" again to update the instruction list.
- IV. Acute Jtag Instruction table(JtagInst.txt): This file is provided by Jtag DLL, users can re-edit this file according to their own needs. We




also supports BSDL format, user can directly add the BSDL file, user can save the time of editing instruction data, please see the last appendix of this unit Acute Jtag Instruction table syntax description.

Report: To enable report filtering, simply check the items to be displayed in the report window.



I. Show TDI or/and TDO: If choose "Show TDI and TDO", the report area will show the TDI and TDO at the same time.





Acute JTAG Instruction table Syntax Description (JtagInst.txt):

The numbers used in this file are hexadecimal.

##: is comment.

#ID: Command list number; the range is 00 - FF and, MUST be entered in order or will be seen as the end of commands.

#NAME: Command Name, 32 bytes most will be shown in the command list.

#LENGTH: Command length, unit in bits.

#CAPTURE: Command Capture Code, is stored in Instruction Register...

#INST: Command List, listed by Command Code and Command Name or will be seen as the end of commands..

#TRST: Enter 1 if TREST is needed or enter 0 or nothing if TREST is not needed.

#BSDL: Load the BSDL file. Use the BSDL file as step 1-6.

Example:#ID:00

#NAME:ARM7-ARM9

#LENGTH:4

#CAPTURE:1

#INST:0, EXTEST

#INST:2, SCAN N

#INST:3, SAMPLE/PRELOAD

#INST:4, RESTART

#INST:5, CLAMP

#INST:7, HIGHZ

#INST:9, CLAMPZ

#INST:C, INTEST



#INST:E, IDCODE

#INST:F, BYPASS

#INST:

#ID:01


#BSDL:C:\3256at144_1532.bsd




JVC IR

JVC IR refers to products or systems related to infrared (IR) technology introduced by JVC (Japan Victor Company).

Settings




Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.





LCD1602

The Liquid Crystal Display 1602 (LCD1602) bus has 11 data bits:
Instruction/Data Register Select (RS), Read/Write Select (RW), Enable Select
(E) and 8 bits or 4 bits Data Input/Output lines (DB0~DB7/DB0~DB3).






Channel: Show the selected channels (RS: CH0, RW: CH1,..., DB0: CH10).

Data Mode: 8 lines or 4 lines.

To merge the same command: Merge data with its command.






LED_Ctrl

LED Controls are made specifically for digital type LEDs. These LEDs contain a special IC chips that allow the user to control each LED or section of LEDs.

Settings



Channel: Show the selected channels.

Waveform display: show value or RGB color in waveform area.



Chip setting:

Model: User can select the IC model. We now support TM1814 >


WS2811 \ WS2812 \ RT7905 \ HZ0028 and Custom \

Condition: Idle high

If the time that waveform goes to low between T0 min and T0 max, the bit will decode as zero. If it's between T1 min and T1 max, the bit will decode as one.

Reset: if the waveform keeps at high potential over the time, the decoder will reset the start bit.

Bit size: choose 32-bit (WRGB) or 24-bit (RGB).






LIN

LIN (Local Interconnect Network) is a serial network protocol used for communication between components in vehicles. LIN may be used also over the vehicle's battery power-line with a special LIN over DC powerline (DC-LIN) transceiver.

Settings



LA Channel: Show the selected channel.

Show Scale: It will show the scales according to the bit width on the waveform. Enabled when checked.

Import LDF File: Enable users to import the LIN Description File. Click on Add




and select LDF file.

Version: Different versions can be selected for LIN analysis. The Checksum verification after Lin version 2.0 has changed to two modes. If user need to use the enhanced verification below, user should select the version after 2.0 to use it.


Baud rate: Show the selected baud rate.

Checksum Mode: Select the proper baud rate of the signal before the analysis. When set to auto, it will automatically detect the baud rate that matches the signal to be analyzed.

Result



The decoder with LDF







Line Decoding

NRZI (Non return to zero, inverted): Non return to zero, inverted (NRZI) is a method of mapping a binary signal to a physical signal for transmission over some transmission media. The two level NRZI signal has a transition at a clock boundary if the bit being transmitted is a logical one, and does not have a transition if the bit being transmitted is a logical zero. There are two modes:

NRZI (Transition occurs for a one): A 1 is represented by a transition of the physical level, a 0 has no transition.




NRZI (Transition occurs for a zero): A 0 is represented by a transition of the physical level, a 1 has no transition.




Manchester: In telecommunication, Manchester code is a line code in which the encoding of each data bit has at least one transition and occupies the same time. It is, therefore, self-clocking, which means that a clock signal can be recovered from the encoded data. There are three modes:

Manchester (Thomas): A 0 is expressed by a low-to-high transition, a 1 by high-to-low transition.





Manchester (IEEE802.3): A 1 is expressed by a low-to-high transition, a 0 by high-to-low transition.



Differential Manchester: A 1 bit is indicated by making the first half of the signal equal to the last half of the previous bit's signal i.e. no transition at the start of the bit-time. A '0' bit is indicated by making the first half of the signal opposite to the last half of the previous bit's signal i.e. a zero bit is indicated by a transition at the beginning of the bit-time. In the middle of the bit-time there is always a transition, whether from high to low, or low to high. A reversed scheme is possible, and no advantage is given by using either scheme.




Bi-phase Mark: The bi-phase mark code (also called FM1 code) is a type of encoding for binary data streams. When a binary data stream is sent without modification via a channel, there can be long series of logical ones or zeros without any transitions which makes clock recovery and synchronization difficult.



When encoding, the symbol rate must be twice the bitrate of the original signal.

Every bit of the original data is represented as two logical states that together form a bit.



Miller: Delay encoding is also known as Miller encoding.

In telecommunications, delay encoding is the encoding of binary data to form a two-level signal such that (a) a "0" causes no change of signal level unless it is followed by another "0" in which case a transition to the other level takes place at the end of the first bit period; and (b) a "1" causes a transition from one level to the other in the middle of the bit period.

Delay encoding is used primarily for encoding radio signals because the frequency spectrum of the encoded signal contains less low-frequency energy than a conventional non-return-to-zero (NRZ) signal and less high-frequency energy than a bi-phase signal.




Modified Miller: The Modified Miller (M 2) demodulator facilitates demodulation of M 2 modulation data to NRZ-L (non-return-to-zero-level) data, composed of a data separation circuit for producing synchronizing clock pulses from the M 2 modulation data which is reproduced by a data recording device and separating the M 2 modulation data into clock bits and data bits, and an M 2 modulation




data demodulation circuit for producing NRZ - L data by utilizing the clock bits, data bits and synchronizing clock pulses which are output from the data separation circuit.

This structure enables the M 2 modulation data which is input to the M 2 demodulation circuit to be easily demodulated to an NRZ - L type data signal by means of a very simple circuit structure. An example is as below:



Settings



Select Decoding: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Select the line code that user want to decode:

- I. NRZI (Transition occurs for a one)
- II. NRZI (Transition occurs for a zero)
- III. Manchester (Thomas)



IV. Manchester (IEEE802.3)

V. Differential Manchester

VI. Biphase Mark Decode

VII. Miller


VIII. Modified Miller

Show Unknown: Display unknown data.

Show Bus: Display bus data.

Auto-Detect Data Rate: Enter the Data Rate manually if the Auto-Detect Date

Rate is not selected.







Line Encoding

NRZI (Non return to zero, inverted): Non return to zero, inverted (NRZI) is a method of mapping a binary signal to a physical signal for transmission over some transmission media. The two level NRZI signal has a transition at a clock boundary if the bit being transmitted is a logical one, and does not have a transition if the bit being transmitted is a logical zero. There are two modes:

NRZI (Transition occurs for a one): A 1 is represented by a transition of the physical level, a 0 has no transition.




NRZI (Transition occurs for a zero): A 0 is represented by a transition of the physical level, a 1 has no transition.




Manchester: In telecommunication, Manchester code is a line code in which the encoding of each data bit has at least one transition and occupies the same time. It is, therefore, self-clocking, which means that a clock signal can be recovered from the encoded data. There are three modes:

Manchester (Thomas): A 0 is expressed by a low-to-high transition, a 1 by high-to-low transition.






Manchester (IEEE802.3): A 1 is expressed by a low-to-high transition, a 0 by high-to-low transition.



Differential Manchester: A 1 bit is indicated by making the first half of the signal equal to the last half of the previous bit, i.e. no transition at the start of the bit-time. A '0' bit is indicated by making the first half of the signal opposite to the last half of the previous bit's signal i.e. a zero bit is indicated by a transition at the beginning of the bit-time. In the middle of the bit-time there is always a transition, whether from high to low, or low to high. A reversed scheme is possible, and no advantage is given by using either scheme.

AMI (Alternate Mark Inversion): There are four modes:

AMI (Standard): AMI (Alternate Mark Inversion) is a synchronous clock encoding technique that uses bipolar pulses to represent logical 1 value. It is therefore a three level system. A logical 0s is represented by no symbol, and a logical 1 is represented by alternating-polarity pulses.




AMI (B8ZS): Bipolar-8-Zero Substitution

If 1 is +, 00000000 is represented to 000+-0-+


1 is -, 00000000 is represented to 000-+0+-






AMI (HDB3): High Density Bipolar 3

The HDB3 code is a bipolar signaling technique (i.e. relies on the transmission of both positive and negative pulses). It is based on Alternate Mark Inversion (AMI), but extends this by inserting violation codes whenever there is a run of 4 or more 0's. This and similar (more complex) codes have replaced AMI in modern distribution networks. The encoding rules follow those for AMI, except that sequences of four consecutive 0's are encoding using a special "violation" bit. This bit has the same polarity as the last 1-bit which was sent using the AMI encoding rule. The purpose of this is to prevent long runs of 0's in the data stream that may otherwise prevent a DPLL from tracking the center of each bit. Such a code is sometimes called a "run length limited" code, since it limits the runs of 0's that would otherwise be produced by AMI. One refinement is necessary, to prevent a dc voltage being introduced by excessive runs of zeros. This refinement is to encode any pattern of more than four bits as B00V, where B is a balancing pulse. The value of B is assigned as + or -, so as to make alternate "V"s of opposite polarity. The receiver removes all Violation pulses, but in addition a violation preceded by two zeros and a pulse is treated as the "B00V" pattern and both the violation and balancing pulse are removed from the received bit stream. This restores the original bit stream.







MLT-3: Multilevel Transmission 3: A 0 means no transition happens, a 1 is represented by a transition (0, +, 0, -).



Pseudoternary: A 1 is always zero, a 0 is represented by a transition (+, -).




CMI (Coded Mark Inversion): A zero is sent a low to high [01] transition, while a one is sent as either a one [1] or zero [0] depending on the previous state. If the previous state was high the one is sent as a zero [0], if it was low the one is sent as a one [1].



Bi-phase Mark: The bi-phase mark code (also called FM1 code) is a type of encoding for binary data streams. When a binary data stream is sent without modification via a channel, there can be long series of logical ones or zeros without any transitions that make clock recovery and synchronization difficult. When encoding, the symbol rate must be twice the bitrate of the original signal. Every bit of the original data is represented as two logical states that form a bit.





Miller: Delay encoding is also known as Miller encoding.

In telecommunications, delay encoding is the encoding of binary data to form a two-level signal such that (a) a "0" causes no change of signal level unless it is followed by another "0" in which case a transition to the other level takes place at the end of the first bit period; and (b) a "1" causes a transition from one level to the other in the middle of the bit period.


Delay encoding is used primarily for encoding radio signals because the frequency spectrum of the encoded signal contains less low-frequency energy than a conventional non-return-to-zero (NRZ) signal and less high-frequency energy than a bi-phase signal.




Modified Miller: The Modified Miller (M 2) demodulator facilitates demodulation of M 2 modulation data to NRZ-L (non-return-to-zero-level) data, composed of a data separation circuit for producing synchronizing clock pulses from the M 2 modulation data which is reproduced by a data recording device and separating the M 2 modulation data into clock bits and data bits, and an M 2 modulation data demodulation circuit for producing NRZ - L data by utilizing the clock bits, data bits and synchronizing clock pulses which are output from the data separation circuit.



This structure enables the M 2 modulation data which is input to the M 2 demodulation circuit to be easily demodulated to an NRZ - L type data signal by means of a very simple circuit structure. An example is as below:



Settings



Select Encoding: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Select the line code you want to encode:

- I. NRZI (Transition occurs for a one)
- II. NRZI (Transition occurs for a zero)
- III. Manchester (Thomas)
- IV. Manchester (IEEE802.3)
- V. Differential Manchester
- VI. AMI (Standard)
- VII. AMI (B8ZS)



VIII. AMI (HDB3)

IX. Pseudoternary

X. MLT-3

XI. CMI

XII. Biphase Mark Encode

XIII. Miller

XIV. Modified Miller

Auto-Detect Data Rate: Enter the Data Rate manually if the Auto-Detect Date Rate is not selected.






LPC

The LPC bus, for the data transmissions, was developed by Intel to replace the ISA bus.

Settings



LCLK: Transfer clock of LPC.

Data Edge: Latch the data to be analyzed when the LCLK is rising or falling.


LFRAME#: Marks the start of each Frame transfer cycle or is used to interrupt



Frame transfer.

LAD[0-3]: The data bus is used to transfer commands, addresses, and data.

Show the field in report: To enable report filtering, simply check the items to be displayed in the report window.






LPT

LPT is a universal parallel interface that use in PC since 1980's. It was primarily designed to operate a line printer, but could also be used to adapt other peripherals. This decode only support EPP Mode.

Settings



Data0(LSB): There are 8 data channel. Only set Data0(LSB) here, other channel will be set automatically.

/nWrite: Indicates the direction of transfer.

/nWait: To acknowledge that a transfer has finished.

/nDStrb: Indicates the data cycle.


/nAStrb: Indicates the address cycle.

/nInit: Indicates a termination cycle in order to return the interface to the



Compatibility mode. User can option to use this channel or not.

/nIntr: This is an interrupt signal. User can option to use this channel or not.






LTPI

LTPI (LVDS Tunneling Protocol & Interface) is an interface protocol designed for transmitting low-speed signals between the HPM (Host Processor Module) and SCM (Server Control Module). It supports multiple channels such as GPIO, I2C/SMBus, and UART, utilizing time-division multiplexing (TDM) over LVDS links to achieve multi-channel transmission. The GPIO channel includes both low-latency and normal-latency types. The I2C/SMBus channel handles single-controller communication links. The UART channel supports flow control. Additionally, an OEM channel is provided for proprietary interfaces, and a data channel supports memory image data transfers

Parameters



Tx Clock: Transfer Clock of Tx.

Tx Data: Transfer Data of Tx

Rx Clock: Transfer Clock of Rx

Rx Data: Transfer Data of Tx

SDR: The transmission method is SDR •

DDR: The transmission method is DDR •





Waveform: The direction (Transmit / Receive) and decoded content displayed

in the waveform area (8b10b / LTPI / GPIO / UART / I2C)

Detail Report: Whether to enable detailed reporting

Import GPIO CSV: Whether to import the GPIO bit name








Math

Math is used to conduct addition, subtraction, multiplication, division, AND, XOR, OR, NAND, NOR, XNOR, Bit Shift operation for the combined value of channel or bus.

Parameters Settings



1. Channels Settings

 Operand: The channel or bus for which the calculation is to be performed is automatically listed with the labeled name of the channel or bus in the current waveform window.



- ii. Operator: We support
 - 1. Arithmetic operator: + \ \ \ \ /
 - 2. Logic operator: AND \ XOR \ OR \ NAND \ NOR \ XNOR \ >> \ <<
- iii. 「=」 button: Add the equation to the Math List
- iv. Invert Bit Order: By default, when adding a new bus, the smaller channel number is Isb and the larger channel number is msb.Users can reverse the order of Isb and msb by setting this option.



- v. Bit Shift Method: We support (i)Arithmetic Shift `(ii)Logic Shift `(iii)

 Rotate Circular Shift and (iv)Rotate through Carry Shift. Use with

 >> and << in logical operators.
- vi. Numeric Display: We support Hexadecimal . Decimal . Binary.
- vii. Math List: Displaying the equations added by the user, up to a limit of 8.
- viii. 「Add List Item to Operand」 button: Adding the selected item from Math List to operand for user to select for further operating with other channel or bus. Those item that was added to operand is enclosed in a set of parentheses when it operates with other operand. Up 2 levels of parentheses are supported.



2. Waveform Settings:

- i. Setting the color of frame that represents the calculated result.
- ii. Setting the comparison condition and the frame color that matches the condition.

3. Case Settings:


- ii. Comparison Value: Entering the value of the condition to be compared. Supports hexadecimal and decimal representation.
- 4. Configure: Lists all the configure names so that users can quickly switch between different configures. The configure records a list of different equations.

Operating Methods

- After selecting the operand and operator, click "=" to add the equation to the *Math List*.
- 2. Choosing the equations to be operated on.
- 3. Setting the color of frame that represents the calculated result.
- 4. Setting the comparison condition and entering the comparison value, also setting the color for displaying the matches frame.



Result




Note: After setting, press OK to write all the settings to a file and save it to the working directory (AqMath.bin). The file will be overwritten every time user press OK, so when user save the file, user need to save a copy of AqMath.bin in addition to the waveform file. When user open the waveform file, user need to place AqMath.bin in the working directory before opening the waveform file.



M-Bus

M-Bus (Meter-Bus) is for remote reading of heat meters and other types of consumption meters.

Settings




Channel: Set the signal channel and polarity. If there is a Slave on the bus, user can set up additional Slave channels. Enable when checked.

Baud Rate: The transmission speed of the signal. Checking Auto Detection will detect the baud rate by itself.

Detail:



- I. Parity: Parity error detect.
- II. MSB First: Displayed in MSB first format. Enabled when checked.
- III. Adv. Report: Advanced report. Enabled when checked.






MCTP over I²C

MCTP (Management Component Transport Protocol) over I²C is a transport binding that enables communication between management controllers and other components in a system using I²C as the physical layer.

MCTP is a transport-independent protocol, meaning it can work over various underlying buses like PCIe, SMBus/I²C, UART, and Ethernet. When MCTP operates over I²C/SMBus, it follows the I²C/SMBus protocol for message passing between MCTP endpoints.

Settings:






Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Destination Address Configuration: Set the device address and its corresponding protocol.

Advanced Decode Setting: Show the detail meaning of the raw data.






MCTP over I3C

MCTP (Management Component Transport Protocol) over I3C is a transport binding that enables standardized communication between system management controllers and peripherals using the MIPI I3C (Improved Inter-Integrated Circuit) bus.

MCTP is a transport-agnostic protocol, meaning it can operate over various physical layers like PCle, SMBus/I²C, UART, and Ethernet. When using I3C, MCTP benefits from its higher speed, dynamic addressing, and in-band interrupt support, making it a more efficient alternative to I²C/SMBus.

Settings:





Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Destination Address Configuration: Set the device address and its corresponding protocol.

Advanced Decode Setting: Show the detail meaning of the raw rata.






MCTP over SMBus

MCTP (Management Component Transport Protocol) over SMBus is a transport binding that enables communication between management controllers and other components in a system using SMBus as the physical layer.

MCTP is a transport-independent protocol, meaning it can work over various underlying buses like PCIe, SMBus/I²C, UART, and Ethernet. When MCTP operates over I²C/SMBus, it follows the I²C/SMBus protocol for message passing between MCTP endpoints.

Settings:






Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Destination Address Configuration: Set the device address and its corresponding protocol.

Advanced Decode Setting: Show the detail meaning of the raw rata.






Mobile Display Digital Interface (MDDI)

The Mobile Display Digital Interface (MDDI) is a cost-effective low-power solution that enables high-speed short-range communication with a display device using a digital packet data link for connecting portable computing, communication, and entertainment devices to wearable micro displays. This decoder is based on VESA Mobile Display Digital Interface Standard Version 1.2, only Type I communication is supported in this decoder.

Settings



Channel Settings

MDDI STB: MDDI Strobe



MDDI D0+/-: MDDI Data 0 +/-

Configure the Channel setup for the decoder, and choose the data source from Data 0+ or Data 0-.






MDIO

MDIO, also known as Serial Management Interface (SMI), is a serial bus defined for the Ethernet IEEE 802.3 specification for Media Independent Interface, or MII.

Settings



MDC: Transfer clock of MDIO.

MDIO: Transfer data input/output of MIDO.

Data Edge: Set the MDC Rising/Falling edge to latch the data field, Rising Edge default.

Enable Preamble Counter: Configurable MDIO Preamble width, 4 - 32 Bit,



default is 32 Bit. Enabled when checked.







MHL-CBUS

Mobile High-definition Link (MHL) is an HD audio and video interface, Control Bus (CBUS) is used to control it.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.






Microchip SWI

SWI usually refers to Single Wire Interface, a communication protocol provided by Microchip Technology to simplify communication between devices.

Setting



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Data Sheet: Choose the supported IC model. We now support ATECC608B.






Microwire

A serial signal format developed by National Semiconductor, the hardware structure and signal operation are the same as SPI (Serial Peripheral Interface). In the line structure, there are device selection line (CS: Chip Select), clock line (SK: Serial Clock) and data input/output line (DI: Data Input/DO: Data Output).

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal



end is connected on the object to be tested.

Chip Select Edge: Active Low or Active High.


Data Edge: Rising or Falling.

EEPROMs: Select EEPROMs.


Report: Show data in report.

Result

Read



Write





MII / RMII / RGMII / GMII

MII: Media Independent Interface


RMII: Reduced Media Independent Interface

RGMII: Reduced Gigabit Media Independent Interface

GMII: Gigabit Media Independent Interface

Formulated by 802.3u that applied to Fast Ethernet, connecting MAC of Data Link Layer and PHY layer. Its clock frequency is either 25MHz or 2.5MHz (Ethernet); they are TX_CLK and RX_CLK. TX [0:3], RX [0:3] are 4-bit-width bus and TX_EN, RX_EN enable the IN/OUT; TX_ER, RX_ER can detect the errors on the bus; RX_DV inform bus the data received is valid or not; COL can detect the collision on the bus. Serial Management Interface (SMI), also known as MDIO, is also an important part of MII.

Settings





Protocol: MII / RMII / GMII / RGMII can be selected. except BusFinder / LA, TravelLogic and MSO do not support GMII.

Mode: Transmit (Tx) or Receive (Rx) mode can be selected.

Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Data Edge:

Rising: Latch data when Clock edge is rising.

Falling: Latch data when Clock edge is falling.

Report Column:

8 Columns: Set the data fields of the report window to be displayed in 8 columns.

16 Columns: Set the data fields of the report window to be displayed in 16 columns.


RGMII Speed: Set the speed of RGMII to 1Gbps or 100/10Mbps, valid only when MII is set to RGMII.

RMII Clock: Set the RMII Clock to Normal or Decrease Latch Frequency (x10). Only available when MII is set to RMII.

Decode Ethernet Packet (MAC): Decode MAC packets. Enabled when checked.

Timing Specifics: Sets the delay or advance of the Data Latch. Available only when MII is set to GMII. Enabled when the check box is selected.








Mini / Micro-LED

The die positioning of display panel in Mini LED is $100 \sim 200 \mu m$, and Micro LED is below $50 \mu m$.

Parameter Settings



Channel

1. DCLK: Default CLK channel

2. Data: Data channel

3. **LE:** The channel that can switch CMD or DATA

IC Setting:

 Model: Setting the IC model number, currently supports ICND, MBI and User Defined; after selecting the model number, user can select the IC number again.



2. Mode: Set the Mode of the IC to Data or Command.

3. Word size: The number of the data bits.

4. Bit order: MSB/LSB first.


5. GCLK: The magnification of DCLK.

6. DDR: DDR mode. Enabled when checked.

7. Data Edge: Rising/falling latch.

8. Skip Data Bit: Set the number of skip data bit after LE falling

9. Delay Time: Set the time lead / delay in data line.






MIPI CSI

MIPI CSI (Mobile Industry Processor Interface Camera Serial Interface) is a standardized data transfer protocol specifically designed to connect image sensors (such as camera modules) to processors (such as mobile phones, tablets or embedded devices). It was developed by the MIPI Alliance (Mobile Industry Processor Interface Alliance) to provide an efficient, low-power and high-speed data transfer channel.

Settings



Dp, Dn: The signal channel for DSI-LP mode.

Data Lane: The lane amount under DSI-HS mode.



Clock+, D0+, D1+, D2+, D3+: The signal channel under DSI-HS mode.

Enabled when checked.

Advanced Decode: Decodes the data in CSI format. Enabled when checked.

Always goes to HS Mode: Ignore the status of Dp and Dn in DSI-LP mode,

and always read the data as HS-Mode, enabled when checked.


Initial Bus Direction: Select the data transmission direction of the bus in the initial state.



MIPI DSI

MIPI Display Serial Interface (DSI) designed by MIPI alliance for the protocols between a host processor and peripheral devices using a D-PHY physical interface. The operation mode includes High Speed Mode and Low Power Mode (LPM).

Settings



Dp, Dn: DSI-LP signal lines

Data Lane: DSI-HS mode Data Lane number

Clock+, D0+, D1+, D2+, D3+: DSI-HS signal lines



Advanced Decode: Enable DSI format decode and display.

Show DCS Command: Enable DCS Command decode and display.


Always goes to HS Mode: Ignore the Dp and Dn status and decode all the

data frame in HS mode


Initial Bus Direction: Select the Initial direction of the bus transmission.

Result

Advanced Decode Disabled:



Advanced Decode Enabled:






MIPI I3C

MIPI I3C is an extension of I2C interface, so it still maintains the two-wire SCL (clock), SDA (data) as I2C. The frequency of MIPI I3C SCL clock is defined in spec. up to 12.9 MHz, and generally it is 12.5 MHz. It supports three operating voltages, 1.2 V / 1.8 V / 3.3 V. The MIPI I3C is a new generation of sensor interface specification, which integrates multiple sensor interfaces in one unified specification, mainly for simplifying the application of smart phone, smart phone, and sensor interface.

MIPI I3C is a new generation sensor interface specification that integrates multiple sensor interfaces in a unified specification, with the main application being to simplify sensor integration in smart phones, IoT devices, and automotive systems.

Settings





Channel:

- 1. Clock Channel (SCL): Transfer clock of I3C.
- 2. Data Channel (SDA): Transfer data of I3C.

Startup: Specifies the mode that is currently running on the bus. User can set the mode to:

- 1. I3C SDR Mode
- 2. I2C Mode
- 3. I3C HDR-DDR Mode
- 4. I3C HDR-TSP Mode
- 5. I3C HDR-TSL Mode


Extended Specification—MIPI Debug Over I3C: The command for debugging I3C. Enabled when checked

Report Detail Options:


- Show CCC Detail: Show the CCC(Common Command Code)
 information in report. Enabled when checked.
- 2. Show Ternary Symbol: Show the Ternary Symbol in report. Enabled when checked.

Device Configuration:

- DDR5 Serial Presence Detect (SPD): SPD function. Enabled when checked.
- Custom Device Settings: Add user-defined device. User can add I²C or MCTP device. Enabled when checked.










MIPI RFFE

MIPI RFFE (RF Front-End Control Interface) designed by MIPI alliance is for controlling RF front-end devices including Power Amplifiers, Low-Noise Amplifiers, filters, switches, power management modules, antenna tuners and sensors.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Operation: Set to Read or sRead.

User Define Slave ID: Add used-defined Slave ID. Enabled when checked. **Save Protocol Data for Acute Data Generator (.PDT):** Save the analyzed result as .PDT file for the usage of Acute Data Generator. Enabled when checked.








MIPI SoundWire

Soundwire is a hardware interface and transport protocol developed by MIPI. It provides an expandable, simple, low-power, low-latency, dual-lead (clock and data) bus that can be used to transfer multiple audio streams such as amplifiers and microphones and embedded control commands.


Max Clock Rate:12.288MHz



CLK: Transfer clock of SoundWire.

Data: Transfer data of SoundWire.





Delay: Fix the position of latching data.


Bank: There are two types of parameters setting files, Bank0 and Bank1.

The Data port (DP) is the source or sink of the Payload Stream on the SoundWire bus, and the DP also divides the Payload Stream into one or more channels for each audio channel.

Initial Frame Shape: set the row and column of each setting file.

Column: 2~16(Only even)

Row: 48~256



Show Packet Table: Show Packet Table (in 2-Dimension). Enabled when checked.

Hide all Ping OPCode: Hide all the Ping OPCode in report. Enabled when checked.

Ignore SCP Frame Ctrl CMD: Hide all SCP CMD in report for easy reading.



Enabled when checked.

▼ Enable PayLoad					
Type:	PCM	Sample Interval:	96	Save as .wav	Save as .txt
Bank:	Bank 0	Offset 1:	0	O Full Scale	Playback
Device:	Device 0	Offset 2:	0	Original	All
DPn:	DP0	Word Length:	0 🗘		
HStart	0	Audio Sample Rate:	4000 Hz	Display Audio	◯ 5 Sec
HStop	0	PDM Sample Rate:	4800 KHz	O Full Scale	
Block Packing Mode:	Block-per-Port	CH1 CH2	CH3 CH4	Original	O 3 Sec
Port Flow Mode:	Normal (isochronous)	CH5 CH6	CH7 CH8		

DPn amount: 1~16, No. DP0~DP15

1. **HStart:** The start position of data in Frame Shape.

2. HStop: The stop position of data in Frame Shape.

3. Word Length: Data length of each channel in DPn.

4. Sample Interval: DPn sample interval.

5. Block Package Mode:

i. **Block per port:** Block Offset = Offset1 + (256 * Offset2)

ii. Block per channel: Block Offset = Offset1, Sub-Block Offset = Offset2.

iii. *Block Offset range : $0 \sim 65535$

iv. *Sub-Block Offset range: 0 to 255

v. *Offset1 range: 0~65535

vi. *Offset2 range: 0~255


- **6. Channel:** Divide a Data Port into different parts, commonly used in the left channel, right channel and so on for data distribution, user can choose up to 8 channels to use, and do not need to follow the order of selection.
- 7. Port Flow Mode: it has four mode, Isochronous, Tx-Controlled, Rx-Controlled & Full-Asynchronous
 - i. *Isochronous: 'Normal' mode, there is no valid data in each Payload
 Data Block.
 - ii. *Tx-Controlled: 'Push' mode, whether the flow-control bit driven by the




- Source Data Port transmits valid data in the Payload Data Block.
- iii. *Rx-Controlled: 'Pull' mode, whether the flow-control bit driven by the Sink Data Port transmits valid data in the Payload Data Block.
- iv. *Full-Asynchronous: Whether the flow-control bit driven by the Sink and Source Data Port transmits valid data in the Payload Data Block.

Result:

Control Word + Report (Control Word & Payload):










MIPI SPMI

MIPI SPMI(System Power Management Interface) designed by MIPI alliance. SPMI is a serial interface that connects the integrated Power Controller(PC) with Power management Integrated Circuits(PMIC).

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.


Options:

Version: Choose the version of MIPI SPMI. V2.0 and V1.0 are allowed to be chosen.

Arbitration OFF: Means there is no arbitration on the bus. Enabled when checked.

Report Options: Split register address into higher and lower address in report. Enabled when checked.







MMC

The Multi Media Card (MMC) or the Embedded Multi Media Card (eMMC) version 5.1 is a flash memory card standard.

Settings



Set the used LA Channels which are connected with

Channel:

DUT.

Analysis: (Combine with the feature – Customized Report)

Command: Analysis Command only.

Data: Analysis Data only.

Command: Adv. feature

Adv. Report: Advance report on CMD, DATA argument.

3Pin mode: Decode with CLK, CMD, D0

No CLK mode: Only use the CLK to decode

Startup mode: When start to decode, set the DUT. status

Need to set the DUT. Status. Including 1-8 bit data,

DDR mode, Data Strobe and no BOOT ACK.



Phase Auto

If it's checked, the decoder will auto adjust the phase of


LA when

Correction:


measure the DUT..

Result

Command:




Data:





Adv. Report:




No CLK mode





Command + Data: (Customized Report)





M-PESTI

M-PESTI stands for "Modular Peripheral Sideband Tunneling Interface". It is an IP (Intellectual Property) core designed for early detection and attribute collection of peripheral devices before system boot.

M-PESTI supports bidirectional communication based on an initiator-command and target-response structure.

Settings



Channel: Set the signal channel of M-PESTI.


Virtual Wire Startup Setting:

- Initiator to Target: Configure the number of bytes to be sent from the Initiator to the Target, excluding the Virtual Wire Command.
- Target to Initiator: Configure the number of bytes to be returned from the Target to the Initiator.


Detail Report: Detailed analysis of the byte content. Enable when checked.



Result



Detail Report






ModBus

Modbus is a serial communications protocol published by Modicon in 1979 for use with its programmable logic controllers (PLCs). Simple and robust, it has since become one of the standard communications protocols in the industry, and it is now amongst the most commonly available means of connecting industrial electronic devices.

Settings



Channel:

1. Tx: Signal channel of Modbus Tx.

2. Rx: Signal channel of Modbus Rx.

Transmission Mode: It has ASCII and RTU mode.

Format:



- Auto Detect: Auto detect the value of all the options that can adjust by user if it was checked.
- 2. Manual: User can manually adjust the options below:
 - Baud Rate: Data rate (bits per second), and the range is 110 ~
 2M (bps).

II. Polarity:

- ◆ Idle high: Idle condition shows High.
- ♦ Idle low: Idle condition shows Low.
- III. Parity: N-None Parity, O-Odd Parity, E-Even Parity.
- **IV.** Data Bits: Set the data bits. User can set to 7, 8 or 9.


CRC Check: Do CRC check. Enabled when checked.

Adv. Report: Show the detail report in the report area. Enabled when checked.

Big-Endian: Data is arranged in Big-Endian style. Enabled when checked.

Waveform Area Settings:

- Decode: Display the analyzed result of Tx or Rx in waveform area. Rx option only available when Rx is activated.
- 2. Show Scale: Display the waveforms with scales.






NAND Flash

NAND flash uses tunnel injection for writing and tunnel release for erasing.

NAND flash memory forms the core of the removable USB storage devices known as USB flash drives, as well as most memory card formats and solid-state drives available today.

Settings



Channel:

Async	Ssync	Description
I/Ox	DQx	NAND Flash data channels
CLE	CLE	Command Latch Enable channel
ALE	ALE	Address Latch Enable channel
RE	W/R	Read Enable and Write/Read channel
WE	CLK	Write Enable and Clock channel
RB#	RB#	Ready/Busy channel




CE#	CE#	Chip Enable channel
	DQS	Data Strobe channel

Device Width: Select 8/16 bits device width.

The Flash Startup mode: Check Toggle /ONFI DDR Mode to run synchronous data interface.

I/O Quick Setup / I/O User Defined: Only set I/O0 (LSB) when select the I/O Quick Setup, other channels will be set automatically. when check the I/O User Defined and press the button will show the dialog below:



User can set NAND I/O channel by channel.

The Flash Startup mode: Check Toggle /ONFI DDR Mode to run synchronous data interface.

tREA / tDQSQ: Set the delay time to access the NAND data under SDR / DDR.

To adjust the tREA/tDQSQ when the data out value of NAND Flash is invalid.

Save the NAND Flash Data: Save the read/write data. Program will save the NAND Flash read/write data as a file when check Save the NAND Flash Data. It will be saved into the LA work directory.



mode.

Don't show BUSY State: Show/hide the BUSY state information (e.g. BUSY START / BUSY END) in the report window.

Erase Count: Show/ hide NAND Erase command/address statistics.

Show/Hide Items: Show/hide the items in the report window.

Invert RE# (W/R#) / Invert DQS: check this item when connect the RE/DQS# pin under DDR mode.

Not Filled the address field of report: Filled the NAND write/Read address column in the report window or not.

Invert RE# (W/R#) / Invert DQS: Check this when connect the RE / DQS# under DDR mode.

Don't care ALE/RB#/CE# signal: Ignore the signal selected when decode.

Description of file name as following (Save the NAND Flash Data function):

File Name	Description
NF_DI/NF_DO	NAND Flash Data In / Data Out
_Rowxxxxxxh	Row Address
_Colxxxxh	Column Address
CEx	Active CEx
_1, _2, _3	File Order

Compare the content of file with the one of report.



D0	Dl	D2	DЗ	D4	D5	D6	D7
5A	A6	6F	36	B2	38	B8	B7
06	8A	B7	0B	Bl	19	C8	21
7E	CE	58	EF	BD	18	47	70
5E	DD	9A	E3	A5	E4	02	11
E9	2D	96	14	86	32	CE	F4
53	10	60	79	EA	B6	D6	CE
5A	22	53	A5	Fl	9E	DB	58
8A	73	B3	Bl	82	19	B9	46
92	25	76	EA	E4	CE	74	A7
10	E5	20	3D	9F	74	BB	E5
55	54	68	4C	69	86	AC	OF

```
000000
       5A A6 6F 36 B2 38 B8 B7
                                06 8A B7 0B B1 19 C8 21
000010
       7E CE 58 EF BD 18 47 7C
                               5E DD 9A E3 A5 E4 02 11
000020
       E9 2D 96 14 86 32 CE F4
                                53 10 60 79 EA B6 D6 CE
000030
       5A 22 53 A5 F1 9E DB 58
                                8A 73 B3 B1 82 19 B9 46
000040 92 25 76 EA E4 CE 74 A7
                                1C E5 20 3D 9F 74 BB E5
000050 55 54 68 4C 69 86 AC 0F
                                F1 A2 47 FA 37 4B 04 0D
```

Device information

Vendors: Select the NAND Flash Vendor. Please refer to the

following details when select the **Custom** item.

Model: Select the NAND Flash device type.

Custom: Users create a AqNFCustom.txt file into the LA work directory

when select the **Custom** vendor item and edit NAND Flash Command set.

```
Manufacturer=Samsung
PartNo=K9XXXXXXX

#CE/RB=1
X16=N
SyncMode=Y
Cmd=Read, Read, tR, 60, , , N, N, N, 00, 30
Cmd=Read Status, Read Stat., , , , , Y, N, Y, 70
Cmd=Two-Plane Page Program, TPP Prog., tDBSY, 1, tPROG, 5000, N, Y, N, 80, 11, 81, 10
```

Manufacturer, PartNo, #CE/RB, X16, SyncMode, Cmd are keywords.

Keyword	Description							
Manufacturer	NAND Flash Vendor.							
PartNo	NAND Flash IC Model.							
#CE/RB	Number of targets, only 1/2/4 acceptable.							
X16	8/16 bits device width, only Y/N acceptable.							
SyncMode	Only Y/N acceptable, Y: Synchronous data interface							



	supported; N: Not supported.					
	Cmd is composed of several parts, it's divided with comma.					
	Complete command name.					
	2. Abbreviation of command.					
	3. Name of first busy time check. Put a space and add a comma if unused.					
	4. Value of first busy time check. Its unit is micro seconds. Put a space and add a comma if unused.					
Cmd	5. Name of second busy time check. Put a space and add a comma if unused.					
Oma	6. Value of second busy time check. Its unit is micro mseconds.					
	Put a space and add a comma if unused.					
	7. First flag. It's acceptable command during busy.					
	8. Second flag. It can be inserted by some command or not.					
	9. Third flag. It can insert into some multi plane command or not.					
	10. Command.					

Ex: Cmd=Read, Read, tR, 60, , , N, N, N, 00, 30

Cmd=Read Status, Read Stat., , , , Y, N, Y ,70

Cmd=Two-Plane Page Program, TPP Prog., tDBSY, 1, tPROG, 5000,

N, Y, N, 80, 11, 81, 10

Read Status / Two-Plane Page Program : complete command.

Read Stat. / TPP Prog. : abbreviation of command.

Busy Time Check(tDBSY, 1, tPROG, 5000): tDBSY is 1us; tPROG is

5000 us. It will show some information when violation of busy time.


3 Flags: 1st flag of "Read Status" is Y means it's acceptable command

During busy; 2nd flag of "Two-Plane Page Program" and 3rd flag of "Read



Status" means any command between 11h and 81h is prohibited except "Read Status (70h)".

Perform NAND Flash bus analysis, select Custom, the manufacturer name and model entered in the AqNFCustom.txt file will be displayed in the model; the analysis result will also be displayed according to the input command.



NAND Bus Decode Timing Check function description

When using this function, please add the following description in the first paragraph of the content of the custom file AqNFCustom.txt.

```
Manufacturer=Samsung
PartNo=K9XXXXXXXX
Spec=Toggle
Version=2.0
#CE/RB=1
X16=N
SyncMode=Y
TimingCheck=Y
StartupDDR=Y
```

1. Spec=Toggle



Only ONFI or Toggle can be filled in.

2. Version=2.0

ONFI fill in SDR/NV-DDR/NV-DDR2-3; Toggle fill in Legacy/1.0/2.0.

3. TimingCheck=Y

Only Y/N can be filled in, Y means the Timing Check function is enabled.

If you turn on the Timing Check function, please fill in the items that need Timing Check, the format:

Item Name, Minimum Time, Maximum Time

The unit of time value is ns, and for the Timing Check item provided by the software, please fill in the item name specified in the appendix below according to the Spec/Version you set. These are the standard time check items listed in ONFI and Toggle NAND Flash. All other project names will be ignored.

If the time value check item of a certain item is not needed, please fill in X. If the two time values are both X, the item will also be ignored.

The time values listed in the appendix can be adjusted according to the actual NAND Flash specifications during use.

```
TimingParam=tADL, 300, X
TimingParam=tAR, 10, X
TimingParam=tCALH, 5, X
TimingParam=tCALS, 15, X
TimingParam=tCAH, 5, X
TimingParam=tCAS, 5, X
TimingParam=tCDQSH, 100, X
TimingParam=tCH, 5, X
TimingParam=tCH, 5, X
```



The results will be displayed in the Information field of the report window, and those that violate the set time range will be displayed in red font.

Normally, it will be displayed in black font.

The displayed information will include:

1. Time test item 2. Measurement time 3. Set time range.

Appendix

ONFI										
	SDR		NV-DDR			NV-DDR2-3				
ADL	400	Х	tAC	3	25	tAR	10	Х		
ALH	20	Х	tADL	400	Х	tCAH	5	Х		
ALS	50	Х	tCADf	25	Х	tCAS	5	Х		
AR	25	Х	tCADs	45	Х	tCALH	5	Х		
CEA	Х	100	tCAH	10	Х	tCALS	15	Х		
CEH	20	Х	tCALH	10	Х	tCEH	20	Х		
СН	20	Х	tCALS	10	Х	tCH	5	Х		
CLH	20	Х	tCAS	10	Х	tCS	20	Х		
CLR	20	Х	tCEH	20	Х	tCSD	10	Х		
CLS	50	Х	tCH	10	Х	tCLR	10	Х		
СОН	0	Х	tCK	50	Х	tCR	10	Х		
CR	10	Х	tCKH(abs)	0.43	0.57	tDBS	5	Х		
cs	10	Х	tCKL(abs)	0.43	0.57	tRHW	100	Х		
DH	20	Х	tCKWR	0.43	Х	tWC	25	Х		
DS	40	Х	tCS	35	Х	tWH	11	Х		
ITC	Х	1000	tDH	5	Х	tWHR	80	Х		
CS DH DS	10 20 40	X X X	tCKL(abs) tCKWR tCS	0.43 0.43 35	0.57 X X	tRHW tWC tWH	100 25 11			



tRC	100	X	tDQSCK	3	25	tITC	X	1000
tREH	30	Х	tDQSH	0.4	0.6	tRR	20	Х
tRHOH	0	Х	tDQSL	0.4	0.6	tWB	Х	100
tRHW	Х	200	tDQSQ	Х	5	tADL	400	Х
tRLOH	0	Х	tDSC	50	Х	tDQSH	0.43	X
tRP	50	X	tDSH	0.2	Х	tDQSL	0.43	Х
tRR	40	X	tDSS	0.2	Х	tWPRE	15	X
tWB	X	100	tHP	0.43	X	tWPST	6.5	X
tWC	100	Х	tWPRE	1.5	Х	tWPSTH	15	X
tWH	30	X	tWPST	1.5	X	tDH	0.3	X
tWHR	120	X	tWHR	80	Х	tDS	0.3	X
tWP	50	X	tFEAT	X	1000	tDSC	3.75	X
tFEAT	X	1000	tRST	X	500000	tAC	3	25
tRST	X	500000				tDQSRE	3	25
						tQSH	0.37	X
						tQSL	0.37	X
						tREH(abs)	0.43	X
						tRP(abs)	0.43	X
						tWP	11	X
						tRPRE	15	X
						tRPST	4.875	X
						tRPSTH	15	X
						tDQSRH	5	X
						tRC	3.75	X
						tCD	3.75	X



			tFEAT	X	1000
			tRST	X	500000

Note: Some Timing Check items will be multiplied by the average value of certain time items, including:

1. tDQSH/tDQSL: 0.45 x tDSC(avg)

2. tQSH/tQSL: 0.37 x tRC(avg)

3. tREH/tRP: 0.43 x tRC(avg)

If the above Timing calculation method is used, the following description must be added to the front end of the file:

Manufacturer=Micron PartNo=3D NAND Spec=ONFI Version=NV-DDR2-3 #CE/RB=1 X16=N SyncMode=Y TimingCheck=Y UsedtRCavg=Y UsedtDSCavg=Y

Then check the item input value at that time:

```
TimingParam=tQSH, 0.37, X
TimingParam=tQSL, 0.37, X
TimingParam=tREH(abs), 0.43, X
TimingParam=tRP(abs), 0.43, X
```

If you do not use the above Timing calculation method, you only need to enter UsedtRCavg=N, UsedtDSCavg=N in the file header or remove this description completely, and the value entered for the time check item will be the minimum/maximum value of the time deal with.




Toggle									
L	egacy		1.0				2.0		
tCLS	10	Х	tADL	300	Х	tADL	300	Х	
tCLS2	40	Х	tAR	10	Х	tAR	10	Х	
tCLH	5	Х	tCALH	5	Х	tCALH	5	X	
tCS	15	Х	tCALS	15	Х	tCALS	15	X	
tCH	5	Х	tCAH	5	Х	tCAH	5	X	
tWP	10	Х	tCAS	5	Х	tCAS	5	X	
tALS	10	Х	tCDQSH	100	Х	tCDQSH	100	X	
tALH	5	Х	tCH	5	Х	tCH	5	X	
tDS	5	Х	tCLR	10	Х	tCLR	10	X	
tDH	5	Х	tCOH	5	Х	tCOH	5	X	
tWC	10	X	tCR	10	X	tCR	10	X	
tWH	10	Х	tCRES	10	Х	tCRES	10	X	
tADL	300	Х	tCS	20	Х	tCS	20	Х	
tRR	10	Х	tDH	0.9	Х	tDH	0.4	Х	
tRP	10	Х	tDQSH	4	Х	tDQSH	2	X	
tRC	20	Х	tDQSL	4	Х	tDQSL	2	х	
tCR	9	Х	tDQSRE	Х	25	tDQSRE	Х	25	
tCLR	10	Х	tDSC	10	Х	tRC	5	X	
tAR	10	Х	tDS	0.9	Х	tREH	2	X	
tRHOH	25	X	tRC	10	Х	tRP	2	X	
tRLOH	5	X	tREH	4	Х	tRPP	30	X	
tREH	7	X	tRP	4	Х	tRPRE	15	X	
tWHR	30	X	tRPP	30	Х	tRPST	27.5	Х	




							i o basea	CIVI THISTI WITH
tWHC	30	Х	tRPRE	15	Х	tRPSTH	25	X
tWHR1	180	Х	tRPST	27.5	X	tRR	5	X
tWHR2	300	Х	tRPSTH	25	Х	tWB	Х	100
tWB	Х	100	tRR	20	Х	tWC	25	X
tFEAT	Х	1000	tWB	Х	100	tWH	11	X
tRST	Х	100000	tWC	25	Х	tWHR	120	X
			tWH	11	Х	tWHR2	300	X
			tWHR	120	Х	tWP	11	Х
			tWHR2	300	Х	tWPRE	15	X
			tWP	11	X	tWPST	6.5	X
			tWPRE	15	X	tWPSTH	25	Х
			tWPST	6.5	Х	tFEAT	Х	1000
			tWPSTH	25	Х	tRST	Х	500000
			tFEAT	1000	Х			
			tRST	500000	X			



Result



Timing Check






NEC IR

NEC IR (NEC Infrared) is a company that specializes in infrared technology and solutions, often referred to as NEC (Nippon Electric Company) products or services in the field of infrared technology.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Options: Enabled when checked.

- Extended Mode: It integrates /Address and Address into 16 Bits Address,
 /Command and Command into 16 Bits Command.
- Display without idle in report: It will not idle on the Report Window for the user to observe and analyze data.



- 3. **Swap Bits:** Switch LSB First to MSB First.
- 4. **Ignore glitch:** Ignore glitch while analysis. Enabled when checked.

Result






OA3p(PMD)

OA3p (OPEN Alliance 3-pin) is an important protocol in automotive Ethernet testing that defines the requirements for Physical Layer (PHY) testing in automotive environments to ensure the consistency, reliability and stability of the equipment under different operating conditions.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

OA3p settings:

- Display Mode: Display TX Data / RX Data + Config result in waveform area.
- Show Rx Data in NORMAL State: Show RX analyzed result even the Bus goes into Normal State. Enabled when checked.



Ethernet Settings (10BaseT1S): Set the parsing result of Ethernet in report area. Enabled when checked.


- 1. Show Sync Code
- 2. Show 5B Code
- Show MAC Data: Enabling this option allows user to additionally set whether the Transport Layer Data or the Transport Layer Data & Header is displayed.
- 4. Show Single BEACON
- 5. Show MAC of Each Row
- 6. FCS in Byte Order
- 7. Data Filter: Displays only the data of the set number of bytes.
- 8. **Report Data:** Set the number of bytes displayed in the data field in report area, and the excess bytes are displayed in a new line.

MDIO Settings (Config State):

 Enable Preamble Counter: Set the number of preamble bit. Enabled when checked.

Data Edge: Latch data at the rising or falling edge.

Result






OATC6 over SPI

OPEN Alliance Technical Committee 6 (TC6) focuses on improving the media-independent communication interface (xMII) to enhance its use in automotive networks.TC6 develops recommendations for automotive xMII standards and defines related improvements.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Report Settings:

Show Ctrl Detail: Show the Ctrl detail information in report area.
 Enabled when checked.



2. Waveform Display: Display the SDI or SDO result in waveform area.

Startup Settings, enabled when checked:


- Protected Mode: Enable or disable the protected format int the control frame.
- Enable Timestamp: Set the output timestamp format. User can choose 64 bit (default value) or 32 bit format.
- Block Payload Size: Assign the Block Payload Size. User can choose
 64 bit (default value) or 32 bit format.
- 4. Transmit FCS Validation Enable: Enable Frame Check Sequence (FCS) validation during transmission to ensure data integrity.

Ethernet Settings:

- 1. FCS Byte Order: Present the FCS in Byte order in the report.
- Data Filter: Only how many bytes of data are displayed (at least 20 bytes).
- 3. Report Data: Limits the maximum number of bytes of data that can be displayed in the Data field; the portion that exceeds the setting continues to be displayed on a new line.
- 4. Show Ethernet Packet: Displays Ethernet data such as Address, Data, and FCS.



Result






PCM

The format that describes sound as a series of numbers is often referred to as a raw audio file, and the term for it is PCM (Pulse-code modulation). Examples of this format include WAV files on Microsoft Windows (sound files recorded using the "Sound Recorder" software) and AIFF files on Apple platforms. These files belong to this format, typically with a header added at the beginning.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Audio Settings:




- 1. Data bits: Set the PCM Data bit amount.
- Mode: PCM mode settings. User can set to PCM A Mode, PCM B Mode, PCM Multi Mode.
- 3. Channel Count: PCM Channel Number Adjustment
- 4. Latch Edge: Latch data at the clock rising or falling edge.
- **5. Enable Pulse:** CS operation settings, can be set to High or Low.
- **6. Enable full scale:** Full scale function. Enabled when checked.
- 7. LSB First: Data is arranged in LSB first. Enabled when checked.

Sound Reduction: Display, playback or save the sound waveform. Enabled when checked.


Result

Packet





Audio






PDM

PDM (Pulse Density Modulation) is a digital signal modulation technique primarily applied in the digitization and transmission of audio signals.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Detail:

1. Mono & Stereo: Audio mono or stereo selection.



- 2. PDM Sample Rate: PDM Clock Speed
- 3. **Decimation Parameter:** Calculation parameter for PDM to PCM
- 4. **Audio Frequency:** PCM audio frequency


Sound reduction:

- 1. Playback: Set the playback time duration.
- Display audio waveform: Use Full Scale or Original to draw sound waveform in waveform area.

Save as WAV file: Saves the restored sound waveform as a .wav. Enabled when checked.

Result

Normal mode



Audio mode






PECI

Platform Environment Control Interface, Platform management include thermal, power and electrical error monitoring.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Report Mode: User can choose between Normal and Advanced modes, and the Advanced mode displays more detailed information.




Do not detect SYNC frame: Do not detect SYNC frame. Enabled when checked.


Do not compare SYNC packets: Do not compare SYNC packets. Enabled when checked.

Result

Normal mode



Advance mode






PMBus

The Power Management Bus ("PMBus") is an open standard protocol that defines a means of communicating with power conversion and other devices.

Settings



Channel:

- **1.Clock Channel (SCK):** Transfer clock of PMBus.
- 2. Data Channel (SDA): Transfer data of PMBus.

Options:

- **1.8-bit addressing (Including R/W in Address):** Displays an 8-bit width address (7-bit width address plus 1-bit Rd/Wr).
- 2.PEC decode: Set whether the analyzed data contains PEC.

Clock Stretching: Set the time of Clock Stretching. Enabled when checked.

Ignore Glitch: Ignore noise caused by slow transitions when analyzing.



Enabled when checked.

Result






ProfiBus

ProfiBus (PROcess Field Bus) was developed in 1987 by Siemens and other 14 companies and 5 research institutes in Germany, and is widely used in industrial control automation, transportation and power automation, etc.

ProfiBus consists of 3 parts, PROFIBUS FMS (Fieldbus Message Specification), PROFIBUS DP (Decentralized Peripherals), and PROFIBUS PA (Process Automation). Currently, PROFIBUS DP and PROFIBUS PA are the most commonly used.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal



end is connected on the object to be tested.


Baud Rate/Auto Detect: Set the baud rate manually or auto detect

Start bit: Set the Start bit to be High or Low.

MSB First: The default is LSB first; click it to change to MSB first.

Show scale in the waveform: Show the scale in the waveform section

Result






PS/2

PS/2 is a bi-directional synchronous serial protocol for communication between a keyboard or mouse and a PC, developed by IBM, it consists of six pins, namely Clock, Data, +5v, Ground and two blank pins. PS/2 uses a bi-directional synchronous transmission method, whereby data is exchanged between the two ends of the communication via Clock and Data.

Settings



Channel: Show the selected channels.

Export MATLAB file: Export the data with MATLAB format as the following:



Time = [25.78484 25.785985 ...]

Description = [DH DH ...] DH = Device to Host, HD = Host to Device

Data = [58 FA 02 FA C4 ...]

The file (PS2_Matlab.m) will be saved at work directory

Device:

Keyboard: Assign the current device is PS/2 keyboard.

Mouse: Assign the current device is PS/2 mouse.

Other (Only Display Raw Data): Other PS/2 device, only display raw data in this mode.


Startup Setting:

Scan Code: Set the Scan Code Set of PS/2 keyboard.

Mouse Type: Set the Type of the PS/2 mouse.


Result

Keyboard:




Mouse:





Other (Only Display Raw Data):






PWM

PWM (Pulse Width Modulation), called pulse width modulation, it is not a bus analysis protocol. It is a very effective technique to control analog circuits by utilizing the pulse width cycle, which is widely used in some rotational speed control, brightness control and temperature control.

Settings





PWM Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Option:

- RPM Conversion (cycles/1 revolution): Set the number of PWM cycles.
- 2. Show 0% and 100% Duty Cycle: When Time (X)-Period (Y) is selected for plotting, check the box to draw 0% and 100% periods, then the curve will be drawn; otherwise, the curve will not be drawn. If 0% follows 100% or 100% follows 0%, the curve of the two periods will not be drawn.
- **3. Unit of Period Frame:** Set the unit of time, user can set s, ms, us.

Draw PWM curve:

- 1. **Source:** Show the source waveform of the PWM.
- 2. **Time(X)-Duty(Y):** Show the curve diagram with Time(X) and Duty(Y)
- 3. **Time(X)-Freq.(Y):** Show the curve diagram with Time(X) and Freq.(Y)
- 4. **Time(X)-RPM(Y):** Show the curve diagram with Time(X) and RPM(Y)
- 5. **Draw 0 Hz:** When select the Time(X)-Freq.(Y) drawing and check the item Draw 0 Hz, will show the Frequency from 0 Hz at Y axis.
- 6. **Speed Curve:** Supports up to three Curves for overlay drawing.






Pulse/Direction: Setting the pulse and direction of the signal channel on the instrument.

Direction Message: Set the direction source to H(1): Positive or L(0): Positive.


7. **Encoder:** Encode the PWM parsing result, enabled when checked.



Result




Select Time(X)-Duty(Y)






Select Time(X)-Freq.(Y)



Select Time(X)-RPM(Y)






QEI

QEI (Quadrature Encoder Interface) is a feedback signal (encoder) for small motor control. The QEA/QEB signal is used to obtain the RPM of the motor, and the INDX signal can be used to obtain the angle of rotation of the motor.

Settings




Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Pulse/Rotation: Set the number of lines of the encoder, the default is 400 lines. **Start 0 degree at Rising Edge:** Sets the rising edge of the INDX signal to an angle of 0 degrees; the default is for the falling edge to be at an angle of 0 degrees. Enabled when checked.

Draw Curve: Whether draw the angle/speed curve. Enabled when checked.



Result






QI

QI is a contactless power transfer protocol published by Wireless Power Consortium (WPC). It is a method of contactless power transfer from a Base Station to a Mobile Device, which is based on near field magnetic induction between coils.

Settings




QI Channel: Show the selected channel.

Advance Decode: show detail message decode




Result





QSPI

QSPI is an enhanced version of SPI, which uses additional data lines to increase throughput in DATA; The data line of QSPI is bidirectional and belongs to parallel transmission



Channel:

CS: Capture data when CS edge is falling.

CLK: Clock channel.

D0-D7: Customizable data channel.

Mode: Set the mode of QSPI. It can be set to CMD+ADDR, CMD or DATA, and it can be set to MSB first or LSB first.

Significant Bit(D0): D0 is the MSB or LSB of the data arrangement,

- Take Bus Width = 4 MSB as an example, the Byte combination is D0
 D1 D2 D3 D0 D1 D2 D3
- 4. Take Bus Width = 4 LSB as an example, the Byte combination is D3



D2 D1 D0 D3 D2 D1 D0

Latch Edge: Rising/Falling/Both can be selected as the data collection location


Bus Width: Optional data 1, 2, 4, 8 lines

Report Column: Report presentation mode, 8/16 fields can be selected **Image Restoration:** Save the parsed waveform as a picture for additional reading of the configuration file. Enabled when checked.

User Defined Format: User-defined parsing format, which can read additional configure files. Enabled when checked.

** Please note that Image Restoration and User Define Format cannot be enabled at the same time **.

Result






RC-5

The RC-5 code from Philips is possibly the most used protocol by hobbyists, probably because of the wide availability of cheap remote controls. The protocol is well defined for different device types ensuring compatibility with your whole entertainment system.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Option:

1. Extended mode: When the Extended enabled, the S2 will be converted




into seventh bit of the Command. There is an Extend Command on the Waveform Window.

2. Display without idle in report: It will not idle on the Report Window for the user to observe and analyze data.


Encoding Method: Mancherster mode and Mancherster with carrier mode.

Result

RC5 without carrier



RC5 with carrier






RC-6

RC-6, like RC-5, is also developed by Philips. But, RC-6 has more features of remote controls than RC-5.

Settings



Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Add & Cmd Bits: Show commands in 8 bits or 16 bits of address and information in the control label.




Display without idle in report: Do not display any idle in the Report Window.


Encoding Method: Mancherster mode, Mancherster with carrier mode.

Result

RC6 without carrier



RC6 with carrier






RGB Interface

RGB Interface is for data transmission between MCU and LCD. LCD Panel can be driven by LCD controller. RGB data would be written in memory and can be transmitted to LCD controller. It is able to show the picture of LCD Panel by reading the data from the interface.

Settings





Channel

SCLK: The Clock pin.

DE: The Data Enable pin.

Hsync: The Horizontal synchronization pin.

Vsync: The Vertical synchronization pin.


R0 – 7, G0 – 7, B0 – 7: RGB data pins.

Format: Select one of RGB formats or User defined.

Save as JPG file: Generate the JPG file with RGB data in the work directory of

LA.

Result






RT_SWI

Realtek Single Wire Interface (SWI) is a communication protocol provided by Realtek. It is an interface designed for data transfer over a single data wire. This interface can help simplify hardware design, reduce wiring complexity, and effectively save space and cost.

Settings




Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.



Result

Read



Write






SAE J1850

SAE J1850 is an automotive communication protocol used primarily for on-board diagnostics (OBD) and in-vehicle networking. It was widely used in vehicles before CAN (Controller Area Network) became the standard. J1850 allows different electronic control units (ECUs) to communicate within a vehicle.

Settings





Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Bit Order: Select the transferred bit order. Default is MSB first.

Invert Waveform: Invert the waveform for analyzing. Enable while checking.

Manufacture: Select the Manufacture. Due to different manufacture defined different NB value to indicate enable CRC or not. Please note that, this combo box can only be accessed when the transferred method had been adjusted to VPW. We only support GM and Chrysler now, if user need more manufacture candidate, please contact us.

Transfer Method: Select the transferred method. Default is VPW. PWM and VPW has different timing parameters. User can adjust the value manually.

Result:

PWM:



VPW:








S/PDIF

It is a digital audio interface that can be transmitted using either wire or fiber optics. It is called the Sony/Philips Digital Interconnect Format (also known as Sony Philips Digital InterFace). These two companies are the primary specification developers, and the specification is derived from the AES/EBU professional digital audio interface, with some modifications for use in lower-cost hardware.

Settings



Channel: The default is Channel 0.

Auto detect Bit Rate: Turned on by default.



Num of frame: 192 frames within each block by default, used to analyze each sub-frame order User bit and Channel status bit.

Bit Order (Aux. Data): The default is the LSB first for the Aux. data.

Bit Order (Audio Data): The default is the LSB first for Audio data.


Data format: The default is 16 bits.

Parity mode: The default is even parity.


Display the audio waveform: Click to display the audio waveform in the

Waveform Window.

Result



Show wave:






SDIO

The SD3.0/SDIO3.0 Protocol is a high speed serial protocol used primarily for interfacing with SD (Secure Digital) Flash memory cards.

Settings




Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

SD Mode, analyzed in SPI mode:

Command: Analyze Command.

Data: Analyze Data.

SDIO I/O Block Size: Set the block size of CCCR and FBR of SDIO.





Options:


- 1. Adv. Report: Show details. Enabled when checked.
- 2. 3 Pin Mode: Analyze the data using CLK, CMD, and D0.
- 3. No CLK Mode: Analyze the data using CMD line only.
- **4. Auto Phase Correction:** Automatically adjusts the phase of measurement.

SPI Mode, analyzed in SPI mode:

- 1. Detect CRC7: Detect CRC 7 or not. Enabled when checked.
- 2.Adv. Report: Show details. Enabled when checked.


Result

CMD mode







Adv. Report



No CLK mode:










Command + Data mode:



SPI mode:






SDQ

SDQ (Serial Data Quality) interface is an interface standard designed to improve the quality of data transmission, primarily in digital signal processing and communication systems. The SDQ interface is designed to improve data accuracy, reduce miscoding and interference, and ensure signal quality during high-speed data transmission.

Settings




Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.

Model: Set the IC model number. Currently supports BQ2024, BQ2025, BQ2026.

Display: The result of waveform resolution is displayed in Bit or Byte format.



Result





SDR SDRAM

SDRAM (Synchronous Dynamic Random Access Memory) is a synchronous dynamic random access memory. Its characteristic is that it can synchronize the clock pulse of the memory with the host. Because it can only transmit data at the Rising edge, SDRAM can also be called SDR SDRAM (Single Data Rate SDRAM).

SDRAM is different from the DDR SDRAM structure used in current computers.


DDR (Double Data Rate) actually refers to DDR SDRAM (Double Data Rate

SDRAM), which means that Rising/Falling edge can transmit data.

Due to the large number of channels required and the high signal speed, this decode is only available on LA3000+, LA4000+ or BusFinder models.

In addition, this decode only supports SDR SDRAM analysis, not DDR SDRAM.

Settings





Channel: Set the channel number of logic analyzer

Parsing include Address and Data:

When this item is not checked:

Only for simple analysis of SDRAM Command, just connect #CAS, CKE, #CS.

#RAS, the 6 channels of #WE, A10 can be analyzed. In this way, the number of

wiring can be reduced, but because it cannot knowing the status of Address, Data, etc., is only suitable for primary analysis. Please see Figure 1 below for the analysis results.

When checked:

Including all SDRAM pins for a complete analysis, the analysis results are shown in Figure 2 below

Startup:

#CAS Latency:

Set the delay time for SDRAM read operation

Decode display in waveform area


Because there are many states to be displayed by SDRAM, they cannot be displayed all at once in the waveform area.


Therefore, it is necessary to select the item to be viewed in the waveform area. If there are many items to be viewed at the same time, you can add multiple groups of the same SDRAM decoding, then set different decoding and display modes of the waveform area respectively. As shown in Figure 2 below, the left side multiple groups of channels have been added to distinguish the display.




Result

Uncheck the Parsing include Address and Data option (Figure 1)










SENT

The SENT (Single Edge Nibble Transmission) protocol is a communication protocol used in the field of automotive electronics, especially for data transmission between sensors and control units (ECUs) in the vehicle's internal electronic system. The SENT protocol is widely used in high-performance in-vehicle sensors such as wheel speedometers, position sensors, etc. It enables efficient data transfer with limited bandwidth and guarantees high-precision data transfer.

Settings




Channel: Set the channel number of the Logic Analyzer to which each signal end is connected on the object to be tested.



Startup: Sets the startup setting for SENT before analysis.

Result






Serial Flash

Serial flash (SPI Flash) 25, 35, etc. series use SPI/QPI/OPI protocol as their data transfer communication method. Serial flash bus analysis provides users with the ability to view commands and input/output bus messages at the same time when viewing signals, saving users the time of analyzing waveforms using the SPI bus.

Settings



CS#: Chip Select of transfer signal.

SCLK: Clock of transfer signal.

SIO0-SIO7: Data pin of transfer signal.



Manufacturer: The main purpose of this function is to select the correct Flash model, tCLQV and tSHSL for command parsing. If no exact model is found, the user can also select a model that is compatible with the command format.

The Flash Startup Mode: Since the Serial Flash can switch the operation mode with commands, the Logic Analyzer does not know the current operation mode of the actual Serial Flash when it captures the waveforms. Therefore, the user should be informed if necessary. When the user selects a Flash model that does not support mode switching, the relevant option will be disabled and cannot be set.

QPI Mode: Refers to Quad Peripheral Interface Mode or Quad SPI Mode.

4-Byte Mode: Refers to the 4-Byte Address Mode.

PEM Mode: Refers to the Performance Enhancement Mode.

Dummy Cycles: Some Read instructions wait for Dummy cycles, and the number of cycles they wait for can be preset.

Wrap Around: The value of Wrap around can be preset.

QE bit: QE bit in the status register, which can be used for QPI mode enable/disable control.

Startup in Octal Mode: Refers to the OPI mode.

Security Field: We provide Flash with AES encryption and decryption function, please contact us if user need to use it.

Decode SI Only: When checked, the program will use Single mode to analyze the waveforms in 3-line mode. These 3 lines are CS# / SCLK / SI.

Decode Single Mode Only: When this option is selected, the program will use Single mode to analyze the waveform in 4-line mode. These 4 lines are CS / Clock / SI / SO. In this case, the program will ignore the command to switch to




multi-line mode. If unchecked, the program will analyze the waveform in 4-wire or 6-wire mode according to the selected Flash model.

When Command Unknown: Decoded for SO or SI only.

Always in PEM Mode: When checked, the analyzer will maintain the PEM mode regardless of the command setting, and you can choose to maintain in STR or DTR mode.

Reduce Read Status(05h): When checked, the Read Status (05h) command that repeats the unchanged data will be combined into a single command when generating an analysis report, and the number of repetitions will be displayed, thus reducing the number of reports and making it easier to view.

As you can see from the example below, the Read status data = 01 is repeated 1817 times.




Read data on the rising edge of CLK: For SDR Read Data mode, if the Clock signal Duty is not stable enough and the Latch Data out cannot be correct after setting tCLQV value, the Latch bit can be set to Next rising edge.


Result

Using SPI Mode Serial Flash Decoding Situation






Using QPI Mode Serial Flash Decoding Scenario




Serial Flash data Comparison : Compare the Serial Flash data by the waveform files.

Method: Create a file by text editor and save it as SFCmp.cfg in order to compare with the real Serial Flash waveform to find the bug, the default path is "My Documents\Acute"





SFCmp.cfg information:



OrgFile=File_Path: Key in the file path of the original Serial Flash data file (.bin).


OutFile=File_Path: Key in the file path of the Serial Flash output file.

OutLstFile=File_Path: Key in the file path of the comparison result. The file name will has extension ".lst".


CheckCmd=Serial Flash command: Key in the command in Hex that are separated by commas.

Save the OrgFile to the OrgFile file path.






Run the Serial Flash Bus Decode to capture the Serial Flash signal.




If the OutFile does not exit, it will copy the OrgFile to the OutFile and write the data to it according to the CheckCmd.



Compare result:



The OutLstFile:




The first column is the compared address from OrgFile, the second column is the different address from OutFile.



Serial PSRAM

Serial PSRAM is a special form of PSRAM (Pseudostatic RAM) that uses a serial interface to communicate with a microprocessor or other system.PSRAM is a type of memory that is intermediate between Dynamic Random Access Memory (DRAM) and Static Random Access Memory (SRAM). It has the advantages of high density of DRAM, but similar to SRAM, it offers relatively simple operation and simplifies memory control to some extent.

Settings





Bus Width: Set the width of the bus to 8 or 16.

Latch Edge: Choose using SDR or DDR to latch data.

DQS Delay: Set the DQS delay time in units of sampling points.

Latency: Details Specifies the amount of time that a particular piece of data will be delayed.

Result






Serialized IRQ

Serialized IRQ/Data is a communication protocol composed of two lines, PCI-Clock and IRQSER, used to transmit interrupt status. An IRQSER cycle essentially consists of three parts: Start, IRQ/Data, and Stop Frame. The operating modes are divided into Continuous mode and Quiet mode. In Continuous mode, the source of the Start Frame is not restricted, but in Quiet mode, only the Host can generate the Start Frame signal.

Settings



CLOCK: PCI Clock channel

IRQSER; IRQSER channel


Normal: Not show repeat frame

High Active: Enables the user to adjust the numeric judgment conditions.




Enabled when checked.

Hide Repeat Frame (default)




Show repeat frame






Advance: Spread all IRQ/Data in a frame on different lines.






Result


Normal mode (Hide Repeat Frame)



Normal mode(Show repeat frame)



Advance mode






SGPIO

SGPIO (Serial General Purpose Input Output Serial) is a general-purpose input/output that can be controlled by the user.

Settings



Channel: Set the channel number of each signal on the object to be tested that is connected to the Logic Analyzer. These are Clock, Load, Data Out, and Data In. User can choose to have only Data Out, Data In, or both.

Startup Settings:

Mode:



1. 3-Bit Driver:

2. User Defined Data, the following settings are valid only when the mode is switched to this item:

Byte per Column: Sets the Data-Size.


Packets Starts From: Set the Packet to start from Low or High.

Load Latch On: Latch data on rising or falling edge of Load Pin.

SGPMO Latch On: Latch data on rising or falling edge of SGPMO Pin.

SGPMI Latch On: Latch data on rising or falling edge of SGPMI Pin.

Result:






Smart Card (ISO7816)

Smart Card is a communication protocol based on ISO 7816 specification, generally used in IC card or IC chip card, different IC chips have different functions and applications. It is mainly used for identification, recording and encoding/decoding.

Settings



Channel


CLK: Clock of transfer signal.

Data: Data of transfer signal.

ETU(Elementary Time Unit): The number of Clocks in each Bit.



Result






SMBus

The full name System Management Bus (SMBus) is derived from I²C bus, which is a bus consisting of two signals. SMBus was defined by Intel in 1995, and contains Clock, Data, and commands based on Philips' I²C serial bus protocol. The clock frequency ranges from 10KHz to 100KHz.

Settings



Channel:

SMBCLK: Clock of transfer signal.

SMBDATA: Data of transfer signal.

Startup: PEC analysis. Enabled when checked.

8-bit addressing (Include R/W in Address): Displays the 8-bit width address (7-bit width address plus 1-bit Rd/Wr). Enabled when checked.

Device, by default, the report window displays the SMBus analysis result.

Enabled when checked:



- 1. MCTP: Display MCTP analysis result in report area.
- **2.Show SBS:** The report window displays the Smart Battery System analysis, which shows the status of the battery and information such as voltage, current, or manufacturer information.
- 3. Show SPD(Serial Presence Detect): The report window displays the EEPROM analysis content, which shows the configuration information of memory modules (DDR3, DDR2, DDR, SPD SDRAM), such as the number of P-Banks, voltage, the number of row addresses/column addresses, the bit-widths, and the timing of each major operation (e.g., CL, tRCD, tRP, tRAS, etc.).


Clock Stretching: Set the time for Clock Stretching. Enabled when checked.

Ignore Glitch: Ignore noise caused by slow transitions when analyzing.

Enabled when checked.


Result

SMBus






Show SBS (Smart Battery System)



Show SPD (Serial Presence Detect)






SMI

SMI (Serial Microprocessor Interface) was developed by BDNC and consists of a Clock and Data.

Settings



Channel:

CLK: Clock of transfer signal.

Data: Data of transfer signal.



Result






SPI

The Serial Peripheral Interface Bus (SPI) is a 4-wire synchronous sequential data protocol for portable device platform systems. Serial peripheral interfaces are generally 4-wire, and can sometimes be 3-wire or 2-wire.

Settings




Type: Select the SPI type, the default is 3-wire-SPI, which is included:

4 Wire-SPI dialog box → CS, SCK, SDI, SDO

User can set the trigger edge of CS, SDI and SDO respectively, the default setting of CS is Active Low, and the default setting of SDI/SDO is Active High,




because the SDI and SDO data will be displayed at the same time. User can select the last data to be displayed in the display data channel as SDI only, SDO only or both, and the default is Both.




3 Wire-SPI dialog box → CS, SCK, SDA

In 3-wire Slave select mode, only 1 data channel (either SDI or SDO) is required. User can set the triggering edge of CS and Data respectively, the default setting of CS is Active Low, and the default setting of Data is Active High, for general application, the data channel is a single line and unidirectional way to transfer data.





We also provide a one-line bidirectional transmission mode. As shown in the figure below




User only need to check "SDI(Write)-Waiting-SDO(Read)", then user can set the bit number of bidirectional transmission. Let's take Master as our point of view, the write length is the number of bits that Master puts into the data channel, the minimum is 1. The number of bits that wait for Slave to process is the minimum is 0. Then the data is collected according to the read length, the minimum is 1. The maximum value of these 3 parameters is 65535.

3 Wire-SPI (Unused Chip Slave) dialog box → SCK, SDI, SDO



Since CS is not used, user has to set the Idle time of SCK as the frame separating time. In 3-wire without Slave select mode, user need to set the channel where SDI/SDO is located and its trigger edge to Active High. In the 3-wire non-slave select mode, user need to set the channel where SDI/SDO is located, and set the trigger edge of SDI/SDO to Active High, and set the time to wait for Clock Idle to separate the frames. The SDI and SDO data will appear at the same time. User can select the last data to be displayed in SDI only, SDO only or both in the display data channel, and the default is Both.




2 Wire-SPI (Unused Chip Slave) dialog box → SCK, SDA


Since CS is not used, user has to set the Idle time of SCK as the frame separating time. In 2-wire without Slave select mode, user need to set the channel where the data is located and its trigger edge to Active High. The trigger edge of the data channel and the trigger edge of the data channel should be set to Active High, and set the time to wait for the Clock Idle as the Frame Separation. In general application, the data channel is a single line and




unidirectional way to transfer the data.




If Slave select is not used, and the time between frames is not 0, the application example is as follows. The signals are only CLK, DATA, Frame is separated by 6 us, and the data trigger edge is Rising. it can be seen that if the Clock pause interval is more than 6 us, it will be recognized as Idle.








When Slave select is not used, and the Frame separation time is 0, it can be another kind of continuous data analysis, as shown in the following figure. The signal is only CLK, DATA, and the time between frames is 0, the data trigger is in Falling.







Bit Order: You can configure the SPI data interpretation as either MSB first or LSB first. The default setting is LSB first.

Word Size: You can set the data word size in bits. During SPI analysis, this value will define the number of bits for each data word. The minimum value is 4, and the maximum value is 40. The default value is 8.

Report:

Show Idle state in report window: In SPI applications, there may be intervals with the Idle State between each data capture. To make data review easier, you can configure the report window to hide the Idle State. By default, the Idle State is shown.



Reduce report: You can configure consecutive SPI data to be displayed in the report window in a format ranging from 1 to 16 columns. The default setting is 16 columns, and the ASCII-encoded results can be viewed on the far right side of the report window.

Data Valid from SCK: In certain devices using SPI transmission, there is a delay between the data output and the valid data, which does not align with the clock's edge. To accommodate such devices, you can configure the "Data Valid from SCK" to delay this time. You can input the delay time in terms of the sampling rate, with a range of 0-3. By default, there is no delay. If set to 1, with a sampling rate of 200 MHz, the actual delay time will be 5 ns.

Result






SPI NAND

The SPI NAND Flash Memory series uses the SPI/QPI transmission protocol for data communication. The SPI NAND bus analysis allows users to view both command and input/output bus information simultaneously, saving time when using the SPI bus analysis waveform.

Settings





CS#: Chip Select of transfered singal.

SCLK: Clock of transferred signal.

SIO0 – SIO3: Data pins for data transfer.

Start up reading mode: Enables selection of the read state during initial analysis.

Command deselect time: Adjustable hold time for determining CS# inactivity during analysis.

Clock LOW to output valid: Adjustable setting for determining the actual data position during analysis.


Refer to #Hold Status: Decode based on the state of the #Hold pin. Enabled when checked.

Latch IC output data on SCK rise edge: Latch Data on the rising edge of SCK for analysis. Enabled when checked.

Show Calculated Physical Address From Page Address: Display the full address. Enabled when checked.

Show all repeated Get/Set Feature Data: Fully display repeated Get or Set Feature data. Enabled when checked.

Result



The report will delete the repeated value while Op Code = Get Feature (0F).



And mark its duration time °



SSI

The Synchronous Serial Interface (SSI) protocol has four kinds of signals:


Serial Clock (SCK), Transmit Data, Receive Data and Transmit/Receive Frame

Synchronous (FS). The SSI protocol supports either the Normal or Network

mode that is independent of whether the transmitter and the receiver are

synchronous or asynchronous.

Settings





Select Channel: Assign the signal pins of the Device Under Test (DUT) to the corresponding channel numbers of the logic analyzer


Mode: Normal or Network.

Line Of Data: Transmit or Receive.

Merge continuous unknown: Combine the unknown data only in Network mode.

Result

Click **OK** to run SSI decode and see the result on the Report Window below.






ST7669

ST76669 was developed by Sitronix to interface with the LCD module.

Settings



Type, selectable options:

- 1. 8-bit Serial Interface
- 2. 8-bit Serial Interface + LCD SI
- 3. 9-bit Serial Interface
- 4. 9-bit Serial Interface + LCD SI

Chip Select Channel (/CS): CS for ST7669 data transmission.

Clock Channel (SCL): Clock for ST7669 data transmission.



Serial Data Input (MPU SI): MPU Data Input for ST7669 data transmission.

Serial Data Input (LCD SI): LCD Data Input for ST7669 data transmission.

A0: A0 for ST7669 data transmission.

Result






SVI2

The SVI2 (Serial VID Interface 2.0) bus is a communication protocol used by AMD for power management control data transmission, typically applied in voltage control. SVI2 bus analysis allows users to view transmitted signal packets, reducing the time needed for waveform interpretation. It operates with a voltage range of 1V to 1.8V and a maximum frequency of 20MHz. The interface consists of three signal channels: SVC, SVD, and SVT. When measuring signals, it is important to set the trigger level between 0.6V and 0.9V to ensure stable signal triggering.

Settings



Analysis Mode:

SVI2.x / SVI1.x: Select SVI2 / SVI decoding.

Channel:

SVC: Clock for transferred signal.


SVD: Data for transferred signal.



SVT: Telemetry Data Line for SVI2 data transmission. Only effective when the analysis mode is set to SVI2.x.

Display: Display SVD or SVT decoding results in the waveform area. The SVT option is only effective when the analysis mode is set to SVI2.x.

Result






SWD

SWD (Serial Wire Debug) is a test protocol defined by ARM, consisting of two signal lines: SWDIO and SWDCLK. It serves as a debug access protocol for CoreSight™ Debug Access Port and is an alternative to JTAG when there are pin count limitations.


Settings



SWDIO: I/O data.

SWDCLK: Clock.





Bit Order: LSB or MSB.

Show DP Reg bit assignments: Show the DP register information.


Select	RnW	Address (h)	ACK	Data	
DP	Write	SELECT Register (8)	OK	00 00 00 00	
				APSEL [31:24] 0	0
				APBANKSEL [7:4] 0	
				CTRLSEL [0] 0	

AP Setting: You can select between MEM-AP and JTAG-AP for AP Register decoding. If the user selects Other, the AP data will only display as Bank X Register X without further interpretation.

JTAG-AP: Show the JTAG AP decode.


MEM-AP: Show the MEM AP decode.

Other: Show Bank X Register X.




Show AP Reg bit assignments: Display the AP register information if JTAG-AP or MEM-AP checked.






MEM AP Startup: When selecting MEM-AP, the contents of MEM-AP can be initialized. During data capture, if a corresponding register address is encountered, the data will be updated according to the bus content. Enabling the Endian checkbox activates the display of data along with the corresponding read/write addresses.



Filter Setting: Filter the unwanted Registers.










SWIM

SWIM is the single wire interface module of STM8 8-bit MCUs family. While the CPU is running, the SWIM allows a non-intrusive read/write accesses to be performed on-the-fly to the RAM and peripheral registers, for debug purposes.

Settings



Swim pin: set the Swim Channel.

Rst pin: set the Reset Channel.

Display format: the display method of waveform decode (Byte, Bit).


Detail Report: show the detail information of SWIM decode.



Normal



Detail Report






SWP

The Single Wire Protocol (SWP) is a single-wire connection between the SIM card and a NFC chip in a cell phone.

Settings




S1: I/O data.

S2: I/O data in current domain and it need convert to voltage domain.


Data Link Layer: Supported MAC and LLC layers



MAC



LLC






TDM

TDM Audio (Time Division Multiplexing Audio) is a method for transmitting multiple audio channels over a single data line (or a pair of data lines) by dividing the transmission content into multiple time slots. This technique is widely used in digital audio systems to efficiently manage and transmit multiple audio streams, particularly in professional audio, consumer electronics, and automotive applications.

Settings





Channel: The signal pins of the Device Under Test (DUT) are assigned to the channel numbers of the logic analyzer.

Option: Adjust the detailed settings of the audio signal.

Slot bits: Data width of an audio channel.

Audio bits: Valid bits in the slot bits.

Channel Count: Number of audio channels (e.g., 2, 4, 8)

Latch Edge: Choose which clock edge to latch data (Rising or Falling)


Start Pulse: Set the polarity of the active pulse (High or Low)

Data Offset: Bit offset before starting data capture

LSB First: Check this if the data is transmitted with LSB first

Save as CSV file: Save the decoded result as a .CSV file

Mode: Set the data arrangement format. The following formats are currently supported:



Sound Reduction: Set whether to save, replay, or visualize the audio waveform based on the analysis results after decoding. Enabled when selected.

- Display the audio waveform
- Enable meet full scale
- Save as WAV file
- Align common sampling rate
- Playback: Choose to play all, 5 seconds, or 3 seconds








UART(RS-232, RS485)

It is a serial data communication interface standard established by the Electronic Industries Alliance (EIA) in the United States. In the RS-232 and RS-485 standards, characters are transmitted sequentially as a series of bits in a serial manner. The advantages of this method include fewer transmission lines, simpler wiring, and longer transmission distances. Since RS-485 uses differential signaling, the signal must be converted into a logic signal before measurement. The logic analyzer (LA) cannot directly measure differential signals.

Settings



Channel:

Tx: Assign the Tx signal pin to the corresponding channel number of the logic analyzer.

Rx: Assign the Rx signal pin to the corresponding channel number of the logic analyzer. Enabled when selected.



Auto: Automatically detect the settings for the following options. Enabled when selected.

Baud Rate: The data transmission speed, measured in bits per second (bps). The supported range is 110 to 2M bps.

Polarity: Includes Idle High and Idle Low formats.

Parity: Includes N - None Parity (No parity bit), O - Odd Parity, and E - Even Parity.

Data Bits: Can be set between 4 to 16 bits.

Stop Bits: Can be set to 1, 1.5, 2, 2.5, 3, 3.5, 4, or 4.5 bits.

MSB First: When selected, the Most Significant Bit (MSB) comes after the Start Bit. When not selected, the Least Significant Bit (LSB) is used.

Invert Bits: Reverses High and Low levels. Enabled when selected.

Show S/P: Displays Start and Stop in the waveform area. Enabled when selected.

Waveform Area Settings:

Decode: Select whether to display the Rx or Tx decoding results in the waveform area. The Rx option is only effective when the Rx channel is enabled.

Show Scale: Displays the scale in the waveform area. Enabled when selected.

Report Area Settings, enabled when selected:

Idle, Break Line Wrap: When the bus Idle/Break, the report is displayed on a new line.


Show ASCII Only: Show only ASCII reports.

Report Size: Sets the number of Data fields in the report area. Can be set to 16 or 32.


Line Wrap Data: Allows setting two values as the primary order for decoding, making it easier to view analysis results.



Normal Data Analysis Displaying



Enable Line Wrap Data Analysis Displaying






UFCS

UFCS(Universal Fast Charging Specification) formulate integrated fast charging standards for mobile terminals to solve the problem of incompatibility between fast charging and create a fast, safe and compatible charging environment for end users. The power supply port of UFCS adopts USB Type-A charging port, and the signal transmission is based on USB D+/D-.

Settings




Channel: Set the Tx/Rx channel of UFCS.

Waveform Decode: Tx/ Rx.

(Multiple sets of waveform area decoding cannot be displayed on a single decoder. If you need to view multiple sets at the same time, please add an additional set of decoders.)



UFCS






ULPI

UTMI + Low Pin Interface. ULPI is the Low Pin version of UTMI. UTMI (USB2.0 Transceiver Macrocell Interface) is a protocol for USB controller and USB PHY communication. Compared with ULPI, UTMI has more control signals and supports 8bit / 16bit data interface.

Parameter:




Channel setting: Set the ULPI channel. And you can use Quick Setting to quickly set the data pin.

Decode: Set the decoding method of ULPI, optional ULPI / USB (analog timing).



ULPI



USB






UNI/O

UNI/O is a communication protocol developed by Microchip, primarily used in EEPROM applications. It was designed to meet the growing demand for fewer I/O pins in miniaturized embedded systems, while also providing a low-cost and easy-to-use single-wire bus solution. UNI/O utilizes Manchester Encoding and supports data transmission rates ranging from 10Kbps to 100Kbps

Settings





Channel: Show the selected channels (SCIO CH0).

Device Address: Set data bits for the device address.

Tolerance: Set the Input / Output Edge Jitter Tolerance, ±10% / ±25% default.

Report Setting: To show the data by 8 or 16 columns in the Report Window.

Result






USB PD

USB PD (Power Delivery) 2.0/3.0 is the protocol based on BMC (Biphase Mark Coding) and can be applied to Laptops / Tablets / Mobile phones / Power banks or other devices with USB Type-C for power supplying or charging. The maximum power offered by USB Type-C can be 240W, and the users can charge the device by supporting USB Type-C connector, current version is Revision 3.1, Version 1.0.

Settings



Channel: Set Configuration Channel (CC) CC1 & CC2.



VDM: Use the vendor defined message function when checked; users could define the SVID/Command of the Structured VDM by Edit/Refresh.

Content of the configure file as the following:

```
Acute USB PD VDM v1.01
All the number is HEX mode
Format = VDM Header + VDD(s)
Maximum VDM size is 32 (e.g. VDM 1 ~ VDM 32)
Support Header Structured VDM only (SVID / Command Items)
Each Vendor-defined command has a corresponding VDO(s), e.g. 10,DISCOVER_BUTTONS command and VDO 1

##VDM 1
#Header
Bits<31:16>,8087,Intel Vendor-defined message
Bits<4:0>,10,DISCOVER_BUTTOMS
#Header
#VDO 1
VDO<23:9>, reserved
VDO<8>,1,Sleep button
VDO<6:1>, reserved
VDO<0>,1,Power chassis button
#VDO 1

#VDO 2
#FVDM 1

##VDM 2
#Header
Bits<31:16>,8087,Intel Vendor-defined message
Bits<4:0>,IC,Vendor-defined command
#Header
#VDD 1

VDO<23:9>, reserved
VDO<0>,1,Power chassis button
VDO<0>,1,Power chassis button
```

VDM (Vendor defined message)

Maximum quantity: 32 (##VDM1 ~ ##VDM32)

The ##XXX at the beginning of each column is a keyword and don't use it at other position in the file. Each VDM is composed of a header and its corresponding VDO (VDM Object), and the header is the first Data Object of VDM; the rest is VDO(s), which is the response message according to the Command.

The header part uses the keyword #Header to include the definition of SVID / Command:



SVID (Standard/Vendor ID):

Bits<31:16>,8087,Intel Vendor-defined message

When the value of Header bit 31 ~ bit 16 is 8087h, the Intel Vendor-defined message is displayed.

Command:

Bits<4:0>,10,DISCOVER_BUTTONS


When the value of Header bit 4 ~ bit 0 is 10h, it's command is DISCOVER_BUTTONS.

Show 5b value in waveform window: Show 5b value in the waveform.

Details Report: Show the details of bit parsing for the Data Obj(s) frame.

Show 5b value in waveform window: Show 4b or 5b value in the waveform.

Result



Accessories:

https://www.acute.com.tw/en/product/detail142




USB1.1

USB (Universal Serial Bus), known as the "Universal Serial Bus", was initially developed by seven companies: Intel, Microsoft, National Semiconductor, Compaq, Northern Telecom, NEC, and AT&T. The development of USB began in 1994, with version 1.0, followed by version 1.1 in 1998, and later USB 2.0 in 2000. The data transfer speed evolved from 12 Mbps in USB 1.1 to 480 Mbps in USB 2.0.

In the USB protocol, communication between the host and device is primarily established through two differential signal lines, D+ and D-.

Settings





D+: D+ line for USB 1.1 data transmission.

D-: D- line for USB 1.1 data transmission.

USB1.1 Settings: Configure the USB 1.1 signal as Low-Speed or Full-Speed, and determine whether to decode USB standard requests and descriptors.


Mark PID: Allows marking selected PID types with specific colors in the report window.

Show Data: Sets the data display in the report window to 8 columns or 16 columns.

PID Filter: Allows hiding specific data from display.

Show Scale in Waveform: Displays scale markings on the waveform.

Result.






USB4/TBT3 SB

USB4 can simultaneously transmit DisplayPort video and PCIE signals through Intel Tunneled technology, and also support PD (Power Delivery) fast charging technology.

USB4 is backward compatible with USB 2.0 and USB 3.2 Gen1/Gen2 and supports Thunderbolt 3/4. The sideband channel (SB) was originally defined as a channel for video protocol communication after entering the Alt-Mode (Alternate Mode) in USB 3.2 (for example: DP Alt-Mode transmits AUX signals through the Sideband channel...etc.). In the USB4 specification, new features of Sideband channel are added to confirm whether the USB4 interface is connected, start and close the channel, initialize the channel, and enter or leave the sleep mode. Thunderbolt Alt-Mode will be enabled when connecting to the device via Thunderbolt 3.

1. Settings:



a. Channel:

Sideband TX: Show the selected channel.



Sideband RX: It is checked by default, and the dual-channel analysis mode can be enabled by checking Sideband RX.

Data Convert: TX is checked by default, and the TX/RX channel can be selected for analysis in the data convert field.


Show on Report: TX and RX is checked by default. Choose which channel to display in the report area, and both channels can be displayed at the same time.

b. Others:

Version: USB4 2.0 is checked by default, and different versions can be selected for USB4/TBT3 SB signal analysis.


Show scale on data convert: The default is off. Show the scale on data convert field.

Show data detail on report: The default is off. If checked, additional data information will show on report as shown below.



2. Result:








Wiegand


It is commonly used to connect a card swipe mechanism to the rest of an electronic entry system.

Settings



Data 0: Wiegand data 0 • Data 1: Wiegand data 1 °

Result





Chapter 2 Bus Trigger

Bus Trigger

Introduction of trigger


Trigger function is to utilize the logic analyzer's hardware circuitry to check whether the signal to be tested meets the trigger conditions within a limited period of time by using parallel processing techniques, and then carry out the signal acquisition work. Ideal logic analyzer trigger function, in addition to the basic must be accurate, but also as much as possible can be varied. The hardware of logic analyzer takes the signal acquisition function and then performs the signal acquisition work.

The hardware of logic analyzer take the parallel processing technology to check the signal.

Trigger Mode

Pre-Trigger


In certain applications, when the user wants to capture signals before the trigger point, the Pre-Trigger function must be enabled. After pressing the 'Start Capture' button, the logic analyzer will wait until the data fills the memory from the beginning of the buffer to the trigger cursor before allowing the trigger circuit to start operating (it starts operating, not issuing the trigger signal). Therefore, before the logic analyzer has filled the data between the buffer and the trigger cursor, any signal that meets the trigger condition will not cause the trigger circuit to issue a trigger signal.



2. Post-Trigger



This is the most basic triggering method. After pressing the 'Start Capture' button, the logic analyzer will wait for the trigger to occur and then start capturing data from the position specified by the trigger cursor. Once the memory is fully filled with data, the capture will stop.



3. Delay-Trigger


In certain applications, when the user wants to capture signals after the trigger point and with a delay, the trigger delay function can be used to set the desired delay time. After the signal capture is successful, the trigger cursor will stop at the position where the data capture started.

4. Pass Count

Pass Count represents the number of times the set trigger parameters should be ignored. Under normal conditions, Pass Count is set to 0, which means data capture will start as soon as the trigger parameters are met. If set to N times, it means the trigger parameters must be met N+1 times before data capture begins. The maximum value of Pass Count will be automatically adjusted based on the specific model.


5. Choose to Trigger

Click on 'Trigger' in the toolbar and select the desired condition to use.






Parallel Clause Trigger




Parallel Clause Trigger feature provides 16 States, 64 Condition Resources and 4 Timer/Counter conditions(1) to help user locate the target waveform, it is also available to set State branch control flow for each IF Clause and decide whether to store waveform or not.

 Trigger Sample: Provides several Trigger Samples for user's reference, users may also combine multiple trigger samples together for more complex trigger condition. Holding mouse cursor on each Sample for a while will pop up the sample description with schematic picture.






2. Trigger condition settings:




- ① State button: Click to switch between Text Read Only mode and Edit mode.
- ② State description: Click to edit a short user description for the State, maximum input text length is 80 characters.
- ③ IF Clause: Setup trigger conditions for Label selected in waveform area, and it is also available to setup AND/OR logic combination for multiple IF conditions.
 - i. Channel Logic/Edge/Pattern compare: Specify value or edge condition for each channel label, it is also available to input X as don't care value for the comparison. Input value ended with h for hexadecimal value; input value ended with b for binary value; input value not ended with b or h for decimal value.






- ii. Timer/Counter condition check: Check Timer/Counter conditions, condition will be set as True if the Timer/Counter value is matched, otherwise the condition is be set as False.
- iii. Occur and Present time check: Additional Occur times check or Present time check when the all conditions are set to True in the IF Clause.
- iv. Control buttons
 - Add new condition: Click to add new AND/OR IF condition, the new IF condition will consume 1 Condition Resource.
 - Advanced control button, including:
 - Get Value From: Set IF condition value by all Label value from selected Cursor position in the waveform area.
 - Copy: Copy all IF conditions of current IF Clause.
 - Paste: Paste the copied IF conditions into current IF Clause.
- THEN Branch: Select the Branch or Trigger control flow when the IF Clause is matched (2). When select Auto, the Branch or Trigger control will be determined by current State order in the setting, the Action will be set as Trigger if current State is the last State in the setting; the Action will be set as Goto Next State if current State is NOT the last State in the setting.





- Additional Then action: Setup Timer/Counter Start/Stop/Reset actions or Waveform Store Suspend/Resume for each IF Clause when condition matched.
- S Add new ELSE IF / ELSE Clause: Click to add new ELSE IF / ELSE Clause, each clause condition will be checked from top to bottom, and perform the specified Action and Branch if the clause condition is matched. New clause conditions will consume Condition Resources. ELSE Clause condition will be set as "Anything" and Branch to current State by default if the user didn't assign ELSE Clause.
- ⑥ Add new State: Click to add new State Clause, the new State Clause will consume both State and Condition Resources.
- 3. Available Resources and Timer/Counter settings: Display remain available resource number and Timer/Counter settings.

 Timer / Counter: Parallel Clause trigger provides 4 independent Timer/Counter resources, each resource could be selected to work in Timer or Counter mode. The minimum Timer interval is 12 Sample clock intervals (i.e. 60ns when working in 200MHz sampling mode), and the maximum Timer interval is 0x3FFFFFFF (i.e. 5s when working in 200MHz sampling mode). The minimum Counter value is 1, and the maximum Counter value is 0x3FFFFFFF.
- 4. Triger Save/Load: Users may save their current trigger settings with maximum 20 characters description, or load previous saved trigger settings from the list, the saved settings will be stored into Working Directory with file name PClauseUserSetting.aqr. Copy and share the .aqr file in order to share the settings to other user.



Load selected Trigger settings, it's also available to select to overwrite current Trigger settings, or select to append the selected settings to the end of current Trigger settings.

Edit the display name for the selected Trigger settings.

Delete the selected Trigger settings.



- (1) Timer / Counter features are provided in 300MHz, 250MHz, 200MHz and below sampling rate mode only.
- (2) If these not valid trigger setting, system will be hold and the status bar will display "Wait for Trigger", and must press Stop Capture manually in order to retrieve the waveform.

Clause Trigger


The Clause trigger settings dialog box is as below.




1. Channel and bus trigger settings:

Please refer to the descriptions in each bus trigger settings section.

2. Flow chart







A state button represents a trigger state. The true state condition will only lead the branch to the next state, on the other hand, the false state condition could lead the branch to any state as below:

Click state 1 and state 2, then state 1 will branch to state 2 while state 1 is false.

Double click any state, the state will branch to itself if it is false.

Click the state button and trigger button (Trigger *): triggere when the state conditions is satisfied.

Delete any state by clicking the cross sign on the state.

Clear the links to the trigger button by clicking on the trigger button






3. State settings

This area displays the detailed trigger conditions for each level in the triggering process on the left:

The State 1 text in the upper left indicates the currently displayed state number.




Choose or I have tab to add up to 8 OR/AND triggers.

The center parameter setting area varies according to the selected trigger type.

The input values support 2 /10/16 progress, binary code (followed by b, such as 01000001b), decimal code (followed by no b, such as 65), hexadecimal code (followed by h, such as 41h).


The relationship between events and triggering signals within each level can be seen in the following table:



4. Timer and Counter settings

Press Advanced Setting >> button to edit the timer/counter reset settings of the state.





The following table describes the state button icons:


	Run State 1	State 1	State 1 X	State 1
Conditions	State 1	State 1	State 1	State 1
		And	And	And
		timer > T1	timer < T1	T2 < timer <t1< td=""></t1<>
satisfied	Start T1	X	Start T2	Start T1 and T2
condition			Reset C2	Reset C1 and C2




10BASE-T1S Trigger

Trigger Parameter Settings

Click on the "10BASE-T1S Trigger Settings" in the toolbar, and the following window will appear.



Travel Bus series





Since TravelBus has specially designed channels for 10BASE-T1, the 10BASE-T1S trigger settings in the TravelBus software will include additional channel source options.

1. Channel: Configure the Data channel.

2. Option

Preamble Count: Set the number of Preamble bits.

Reference Point Adjust: Adjusts the reference point for logic level determination.

3. Simple Trigger: Configure the trigger packet.

4. Clause Trigger: Please refer to the Parallel Clause Trigger description for details.


5. State: This section displays the detailed trigger conditions within each level of the trigger process on the left. Users can specify values for Destination Address, Source Address, Ethertype/Length, or Data, or leave 'X' as a wildcard for any value.



BiSS-C Trigger

BiSS-C Trigger Parameter Settings

Click on the "BiSS-C Trigger Settings" in the toolbar, and the following window will appear.



1. Channel: Select channels.

2. Option:

- I. Serial data length: Set SCD packet length, the default is 12 bits, 255 bits is the maximum.
- II. Type of data: Select the CDM or CDS packet.
- 3. Simple Trigger: Specific trigger function of BiSS-C.
- 4. Error Trigger:

CRC6 Error/CRC4 Error: Trigger CRC6 or CRC4 error of BiSS-C.


- 5. Clause Trigger: Please reference Clause Trigger chapter.
- 6. State: Show the details of trigger condition in every state as left side; typing or selecting the trigger values in the CTS, Commands, IDL and Data fields, default value is XX means "don't care".




CAN Trigger

CAN Trigger Settings

Click CAN Trigger in the toolbar and will show the dialog as the following •



Travel Bus series





Since TravelBus has specially designed channels for CAN, the CAN trigger settings in the TravelBus software will include additional channel source options.


- Channel: Configure the CAN interface (supported only on TravelBus B series models) or set to LA channels.
- 2. Data Rate: CAN data rate. Users could type the data rate if no data rate is available.
- 3. Simple Trigger: Specific trigger function of CAN.
- 4. Clause Trigger: Please reference Clause Trigger chapter.
- 5. State: Show the details of trigger condition in every state as left side; there are 11 Bits ID, 29 Bits ID, Data, 11 Bits ID + Data and 29 Bits ID + Data selections in the Trigger On; selecting one of them and typing the trigger values in the ID or Data fields, default value is XX means "don't care".



DALI2 Trigger

DALI Trigger Settings


Click DALI Trigger in the toolbar and will show the dialog as the following.




- 1. Channel: Select channels.
- 2. Simple Trigger: Trigger specific of DALI.
- 3. Clause Trigger: Please reference Clause Trigger chapter.
- 4. State: Show the details of trigger condition in every state as left side; selecting the trigger type of DALI (102, 103), command type (short address, group address, broadcast, response, special command), or custom cmd.



DPAux Ch Trigger



Travel Bus series





Since TravelBus has specially designed channels for DP Aux, the DP Aux trigger settings in the TravelBus software will include additional channel source options.


- 1. Channel: Configure the DP Aux channel
- 2. Data Rate: Configure the DP Aux data rate
- Simple Trigger: Triggers on common basic packets. Enabled when selected.
- **4.** Clause Trigger: Please reference Clause Trigger chapter.
- 5. State: This section displays the detailed trigger conditions within each level of the trigger process on the left. Users can configure the packet as Request or Reply, fine-tune Command settings, or specify trigger values for the Data packet content. Alternatively, 'X' can be used as a wildcard to represent any value.



eSPI Trigger

eSPI Trigger Settings

Click eSPI Trigger in the toolbar and will show the dialog as the following.



- 1. Channel: Select channels.
- 2. Startup settings: Set the initial parameters of eSPI.
- 3. Trigger on: Trigger specific error of eSPI.
- 4. Clause Trigger: Please reference Clause Trigger chapter.
- 5. State: Show the details of trigger condition in every state as left side; selecting the trigger values in the Command, Response fields, default value is 00h.
 - I. **Data Dir:** Trigger the data in the Command or Response.






II. Data Offset: Trigger the data from start of data frame without any offset. For example, setting D0 13h will check the first byte of data frame. With any offset, the siganl would be triggered by the byte pattern. For instance, setting D0+ XXh D1+ 11h, and the byte pattern of XXh and 11h will be triggered regardless of the position of the data.



HIDoverl2C Trigger


HIDoverI2C Trigger Settings

Click HIDoverI2C Trigger in the toolbar and will show the dialog as the



Travel Bus series





Since TravelBus has specially designed channels for I2C, the HID Over I2C settings in the TravelBus software will include additional channel source options.

- Channel: Available only on TravelBus B series models, or set to LA channels.
- 2. Simple Trigger: Configure I2C Specific Frame Trigger.
- 3. Clause Trigger: Please reference Clause Trigger chapter.
- **4. State:** This section displays the detailed trigger conditions within each level of the trigger process on the left. Users can enter specific trigger values in the Value, R/W, ACK, and Data fields, or use 'X' as a wildcard for any value.


The Data field can be set to HID descriptor as a trigger condition. When the trigger item is set to descriptor, the R/W field will automatically switch to Read mode.



HyperBus Trigger

HyperBus Trigger Settings

Click HyperBus Trigger in the toolbar and will show the dialog as the following.



1. Channel:

- I. CS · CLK · RWDS1 · RWDS2: Configure HyperBus Channel.
- II. Using CLK to latch Read Data: Uses CLK to latch Read Data.
 Enabled when selected.

III. DATA:

- ★ x8 x16: Configure the Data Bus Width.
- Quick Setup · User Defined: Users can either use the Quick Setup function to batch-configure DATA channels or manually define each DATA bit channel.
- **Settings:** Configure the Data Arrangement format.
- IV. Invert CLK: Reverses the CLK signal. Enabled when selected.
- V. Invert RWDS respectively: Independently inverts the RWDS1 & RWDS2 signals. Enabled when selected.
- **2. Mode:** Can be set to HyperFlash or HyperRAM.




- 3. Latency: Sets the number of Sample Points for latency.
- CMD/Write CLK Delay · Read CLK/RWDS Delay: Configures the delay time for commands, write clock, read clock, and RWDS.
- 5. Clause Trigger: Please reference Parallel Clause Trigger chapter.
- **6. State:** Displays the detailed trigger conditions within each level of the trigger process on the left. Users can enter specific trigger values in the Command/Address Bit and Data fields, or use 'X' as a wildcard for any value.




I²C Trigger

I2C Trigger Settings




Travel Bus series






Since TravelBus has specially designed channels for I2C, the I2C settings in the TravelBus software will include additional channel source options.

- Channel: Configure the I2C interface (supported only on TravelBus B series models) or set to LA channels.
- **2. Simple Trigger:** Configure I2C specific frame trigger.
- **3. Timing Violation:** Trigger based on timing condition violations.



4. Clock Stretching: Triggers on Clock Stretching events. Enabled when



- **I.** Clock Stretching: Triggered when slave stretching clock.
- II. Timeout Check: Set the amount of time after which the timeout is determined and triggered.
- **III.** Violation Check: In HS mode, triggered at the illegal SCL width.
- 5. Clause Trigger: Please reference Parallel Clause Trigger chapter.




- 6. State: Displays the detailed trigger conditions within each level of the trigger process on the left. Users can specify trigger values for Value, R/W, ACK, and Data fields or use 'X' as a wildcard for any value.
 - I. The Data field allows up to 4 Bytes to be set. Unused fields should be filled with XXh to indicate any value. Additionally, users can click the equal sign ("=") next to the set value to modify the trigger condition to "not equal to" the specified value.
 - II. The input field can contain the required trigger Data or 'X' to represent any value. When entering values:
 - Hexadecimal values should end with 'h'.
 - Binary values should end with 'b'.
 - Decimal values do not require a suffix.
 - **III.** Trigger Data Offset (Offset):
 - Any Offset: Triggers when valid **Data** that meets the set conditions appears anywhere in the **Data** field, regardless of offset.
 - ii. Fixed Offset: Triggers only when valid Data that meets the set conditions appears at the specified offset.



I²S Trigger

I2S Trigger Settings

Click I2S Trigger in the toolbar and will show the dialog as the following.



- Channel: Select Serial clock (SCK), word select (WS) and serial data (SD).
- **2. Data Bits:** 1-32 bits, normally it is 8, 12, 16, 24 or 32.

3. Method:

Data Match: Trigger when the conditions matched.

Rising Edge: Trigger when it is a rising edge between two patterns.

Falling Edge: Trigger when it is a falling edge between two patterns.

Glitch: Trigger when there is a glitch.

Mute: When the duration (or number of frames) is p, the instrument will trigger when the signal is within the range of -P < X < +P.

Clip: When the duration (or number of frames) is p, the instrument will trigger when the signal is within the range of $-P < X \cup +P > X$.

Timing Violation: Provide 6 trigger conditions and this function will be enabled at 200 MHz sampling rate.


4. Data Trigger: Select Both, Left, Right channel and pattern unit.



LIN Trigger

LIN Trigger Settings

Click LIN Trigger in the toolbar and will show the dialog as the following.




- 1. Channel: Select channels.
- 2. Simple Trigger: Specific trigger function of LIN.
- 3. Error Trigger: Trigger specific error of LIN.
- 4. Clause Trigger: Please reference Clause Trigger chapter.
- 5. State: Show the details of trigger condition in every state as left side; typing or selecting the trigger values in the ID, Parity, Data Length and Data fields, default value is XX means "don't care". When select the LIN 2.2, Data Length field will be enabled.



LPC Trigger

LPC Trigger Settings

Click LPC Trigger in the toolbar and will show the dialog as the following.



- Channel: Select LPC channels.
- 2. Clock Edge: Select Rising/Falling clock edge.
- **3. Error Trigger:** Trigger specific error of LPC.
- 4. Clause Trigger: Please reference Clause Trigger chapter.
- 5. State: Show the details of trigger condition in every state as left side; typing or selecting the trigger values in the Cycle Type and its parameters, default value is XX means "don't care". Switch =/≠/>/≤ by click button.

Data Offset

Fix Offset 0+


Data offset setting:



MDIO Trigger


MDIO Trigger Settings

Click MDIO Trigger in the toolbar and will show the dialog as the following.



- 1. Channel: Select MDC / MDIO channels.
- **2. Preamble:** Select the length of preamble.
- 3. Simple Trigger: Specific trigger function of MDIO.
- 4. Clause Trigger: Please reference Clause Trigger chapter.
- 5. State: Show the details of trigger condition in every state as left side; typing or selecting the trigger values in the ST, OP, PHYADR, REGADR and DATA fields, default value is XX means "don't care".


PHYADR(P) / REGADR(R) fields provided the range function:






MII / RMII / GMII / RGMII Trigger

BusFinder/LA: Click MII / RMII / RGMII Trigger in the toolbar and will show the dialog as the following.



Travel Logic/MSO: Click MII / RMII / RGMII Trigger in the toolbar and will show the dialog as the following.





1. Standard Settings:

- I. Type: Sets the decoding category. GMII measurement is not supported on TravelLogic and MSO, except for BusFinder/LA models. Additionally, to enable RGMII, the sampling rate must be set to 1 GHz or higher.
- II. **Clk Latch:** Configures whether data is latched on the rising or falling edge of the CLK signal.
- III. **RMII Clk:** Sets the CLK mode for RMII, applicable only when the measurement category is set to RMII.

2. Channel:


- I. **TX:** Configures the TX channel, excluding the Data channel.
- **II. RX:** Configures the RX channel, excluding the Data channel.
- III. Data Setting: Assigns channels for TX Data and RX Data.
- **3. Phases Delay:** Configures the Phase Delay, measured in sample points.
- **4. Simple Trigger:** Provides basic trigger conditions, such as Start of Frame and End of Frame. Enabled when selected.
- **5.** Clause Trigger: Please reference Parallel Clause Trigger chapter.
- 6. State: Displays the detailed trigger conditions within each level of the trigger process on the left. Users can enter specific trigger values for Destination Address, Source Address, or use "X" as a wildcard for any value.



MiniLED Trigger

MiniLED Trigger Settings

Click MiniLED Trigger in the toolbar and will show the dialog as the following.




- 1. Channel: Configures the channels for DCLK, LE, and Data.
- 2. DCLK Rate: Sets the speed of DCLK.
- 3. Option (GCLK):
 - **I.** Magnification: Sets the simulation CLK multiplier relative to DCLK.
 - II. Latch Data: Determines whether Data is latched on the rising or falling edge.
 - **DDR mode:** Enables DDR mode when selected.
 - **III. Delay:** Configures the delay time, measured in sample points.
- 4. Clause Trigger: Please reference Parallel Clause Trigger chapter.
- 5. State: Displays the detailed trigger conditions within each level of the trigger process on the left. In the Command field, enter the DCLK edge count value, while in the Data field, enter a specific trigger value or use 'X' as a wildcard for any value.




MIPI I3C Trigger

MIPI I3C Trigger Settings

Click MIPI I3C Trigger in the toolbar and will show the dialog as the following.



Travel Bus series





Channel: Configure the I3C channel using either I2C Port or LA Port.

Simple Trigger: Set triggers for I3C Start, Repeat Start, or Stop events.

State: Categorized into Address, Common Command Code (CCC), and Data.

For the Data parameter, two offset options are available:


Any Offset (default): Triggers when the first detected I3C data matches the specified value.

Fixed Offset: Specifies both the I3C data value and its exact position (offset).

An offset of 0 triggers on the first data byte, with the offset unit in bytes.


Since some I3C CCCs contain specially formatted data, the following describes their specific trigger settings:

- 1. Triggering on RSTDAA (06h) / ENTDAA (07h) data
 - a. Event 1 CCC is set to RSTDAA (06h) / ENTDAA (07h).




b. Event 2: When selecting ENTDAA, the entered data width must be 9 bits and is fixed to Fixed Offset.





2. Triggering on EHTHDR0 (20h) / EHTHDR1 (21h) / EHTHDR2 (22h) HDR Data: The data format consists of a 16-bit payload.






MIPI RFFE Trigger

MIPI RFFE Trigger Settings

Click MIPI RFFE Trigger in the toolbar and will show the dialog as the following.




- 1. Channel: Configure the channels for SCLK and SDATA.
- Error Trigger: Provides basic trigger conditions, such as Start of Frame and End of Frame. Enabled when selected.
- 3. Clause Trigger: Please reference Parallel Clause Trigger chapter.
- 4. State: Displays the detailed trigger conditions within each level of the trigger process on the left. Users can configure the Command type, enter a specific Address trigger value, or specify a Data trigger value, with the option to use 'X' as a wildcard for any value.



MIPI SPMI Trigger

MIPI SPMI Trigger Settings

Click MIPI SPMI Trigger in the toolbar and will show the dialog as the following.




- 1. Channel: Configure the channels for SCLK and SDATA.
- 2. Arbitration OFF: Disables Arbitration. Enabled when selected.
- **3. Trigger On:** Configure specific special trigger conditions. Enabled when selected.
- **4. Error Trigger:** Provides basic trigger conditions, such as CMD Frame Format and CMD Parity. Enabled when selected.
- **5. Bus Timeout:** Set the timeout duration.
- 6. Clause Trigger: Please reference Parallel Clause Trigger chapter.
- 7. State: Displays the detailed trigger conditions within each level of the trigger process on the left. Users can configure the Command type, enter a specific Address trigger value, or specify a Data trigger value, with the option to use 'X' as a wildcard for any value.




ModBus Trigger

ModBus Trigger Settings

Click ModBus Trigger in the toolbar and will show the dialog as the following.



Travel Bus series





Since TravelBus has specially designed channels for UART, the ModBus settings in the TravelBus software will include additional channel source options.

Channel

UART Port / LA Port : Select ModBus channels.

Baud Rate

Select the baud rate and providing the manual input if no appropriate selection.


Option

Parity: Provide None/Odd/Even selections, none parity defaulted.

Mode: Provide ASCII/RTU mode, ASCII mode defaulted.

Support the 8-N-1 protocol under RTU mode, 8-N-2 protocol

defaulted.



Simple Trigger:


Provide Start of frame, End of frame, Parity Error, Break/Idle frame triggers ∘

State:

Provide ASCII/HEX input mode by ASCII/RTU mode.



ASCII RTU






NAND Flash Trigger


NAND Flash Trigger Settings

Click NAND Flash Trigger in the toolbar and will show the dialog as the

following.




- 1. Channel: Select CLE, ALE, RE, WE, CE, R/B, DQS channels.
- 2. DATA: Select x8 or x16 bits
 - Quick Setup: Only set DQ0(LSB), others will be set automatically.(e.g. LSB = B4, MSB = B11; LSB = B7, MSB = B14)
 - II. User Defined:






- 3. Startup Mode: Set DDR mode.
- 4. tREA / tDQSQ: Set tREA at SDR mode and tDQSQ at DDR mode.


tREA:



tDQSQ:



Commands accepted during busy: Set NAND commands still could be triggered during busy state, default is 70h/FFh/78h/7Bh.






Trigger 70h during busy state:



6. Busy time check: Triggers when timing >= tBusy, providing 6 tBusy to check.



Trigger the tBusy >= 25 us after NAND command (10h)






- 7. Clause Trigger: Please reference Clause Trigger chapter.
- **8. State:** Show the details of trigger condition in every state as left side; selecting the trigger values in the Command, Address and Data fields, default value is XX means "don't care".




PMBus Trigger

PMBus Trigger Settings

Click PMBus Trigger in the toolbar and will show the dialog as the following.



Travel Bus series





Since TravelBus has specially designed channels for I2C, the PMBus settings in the TravelBus software will include additional channel source options.

- Channel: Configure the I2C interface or LA channel.
- 2. Simple Trigger: Set PMBus-specific frame trigger.
- 3. Check PEC: Configure the trigger for Packet Error Checking (PEC).
- 4. Clause Trigger: Please reference Clause Trigger chapter.
- 5. State: Displays the detailed trigger conditions within each level of the trigger process on the left. Users can enter specific trigger values for Address, Command, and Data, or use 'X' as a wildcard for any value.
 - **I.** The Data field allows up to 4 Bytes to be set. Unused fields should be filled with XXh to indicate any value.
 - **II.** The input field can contain the required trigger Data or 'X' as a wildcard.
 - Hexadecimal values should end with 'h'.
 - Binary values should end with 'b'.
 - Decimal values do not require a suffix.

III. Data Offset Triggering:


- Any Offset: Triggers when valid Data that meets the set conditions appears anywhere in the Data field, regardless of offset.
- Fixed Offset: Triggers only when valid Data that meets the set conditions appears at the specified offset.



ProfiBus Trigger

ProfiBus Trigger Settings

Click ProfiBus Trigger in the toolbar and will show the dialog as the following.




- 1. Channel: Select channels.
- 2. Simple Trigger: Specific trigger function of ProfiBus.
- 3. Clause Trigger: Please reference Clause Trigger chapter.
- 4. State: Show the details of trigger condition in every state as left side; typing or selecting the trigger values in the SD packet and its fields, default value is XX means "don't care".




SD/eMMC Trigger

SD/eMMC Trigger Settings

Click **SD/eMMC** Trigger in the toolbar and will show the dialog as the following •




- Channel: select CLK, CMD as the trigger channel
 AUX can be used for checking power state before running CRC
 error check, disabled by default.
- Protocol: select SD or eMMC trigger



- **3. CMD Gap time:** delay trigger between the two CMDs.
- **4. tODLY Settings:** set the phase delay time such that the device can latch valid command and response.




- **5. Error Check Settings:** CRC7 error, CRC16 error, Timeout trigger are parallel structure with the Clause Trigger
 - I. CRC Error Trigger:




- ◆ Trigger on CMD (CRC7) error: Check the CRC7 error on Command line.
- ◆ Trigger on DATA (CRC16) error: Check the CRC16 error on DATA lines.
- II. Timeout Trigger: provide 4 statements as following






- ◆ Trigger on Data timeout after CMD/DATA
- ♦ Trigger on Data IDLE timeout before CRC ststus
- ♦ Trigger on Busy timeout after CRC ststus
- ◆ Trigger on Busy timeout after CMD
- 6. Clause trigger settings: Please reference Clause Trigger chapter
- 7. Trigger settings





SD/eMMC analysis result



Parameter:


DATA0 = X 0 1 : use Data0 to judge the R1 and R1b.

Input trigger value, input 'X' means don't care.

Append 'h' for HEX, 'b' for binary, no append for DEC.

When cursor on the input table, the information showed in the right side field.

User Defined add the command reserved:






SD/eMMC Data Trigger


SD/eMMC Data Trigger Settings

Click **SD/eMMC Data** Trigger in the toolbar and will show the dialog as the following •



- 1. Protocol: select SD or eMMC trigger
- 2. Probe Select: select CLK, CMD and AUX as the trigger channel.
- 3. Data Settings: select current bus width, byte, SDR, DDR of the test object
- **4. tODLY Settings:** set the phase delay time such that the device can latch valid command and response.
- **5. Data Trigger:** set the patterns of data trigger.
- **6. Timeout Trigger:** set the condition of idle time to trigger.








SENT Trigger

SENT Trigger Settings

Click SENT Trigger in the toolbar and will show the dialog as the following.




- 1. Channel: Configure the SENT channel.
- **2. Startup:** Set the Startup conditions.
- **3. Simple Trigger:** Configure SENT-specific frame trigger. Enabled when selected.
- Error Trigger: Configure SENT-specific error trigger. Enabled when selected.
- **5.** Clause Trigger: Please reference Clause Trigger chapter.
- 6. State: Displays the detailed trigger conditions within each level of the trigger process on the left. Users can configure the Slow Channel Message ID or Data (available only when the Message setting in Startup is set to Short or Enhanced) or specify details in the Fast Channel (available only when the Message setting in Startup is set to Fast).



Serial Flash / SPI NAND Trigger


Serial Flash / SPI NAND Flash Trigger Settings

Click Serial Flash Trigger in the toolbar and will show the dialog as the following.



- 1. Channel: Select channels.
- 2. **CS# Glitch Trigger:** Trigger the glitch on CS# channel.
- 3. tSHSL / tCLQV: Set tSHSL / tCLQV.
- 4. Clause Trigger: Please reference Clause Trigger chapter.
- 5. State: Show the details of trigger condition in every state as left side; typing or selecting the trigger values in the Command, Address and Data fields, default value is XX means "don't care".

Provided the Single / Dual / Quad / Octal mode.







SMBus Trigger

SMBus Trigger Settings

Click SMBus Trigger in the toolbar and will show the dialog as the following.



Travel Bus series





Since TravelBus has specially designed channels for I2C, the SMBus settings in the TravelBus software will include additional channel source options.

- Channel: Configure the I2C interface (supported only on TravelBus B series models) or set to LA channels.
- 2. Protocols Select: Set the trigger for SMBus, SBS, or SPD protocols.
- 3. Simple Trigger: Configure SMBus-specific frame trigger.
- 4. Clause Trigger: Please reference Clause Trigger chapter.
- 5. State: Displays the detailed trigger conditions within each level of the trigger process on the left. Users can enter specific trigger values for Address, Command, and Data, or use 'X' as a wildcard for any value. The Command field will display different command formats based on the Protocols Select setting.
 - **I.** The Data field allows up to 4 Bytes to be set. Unused fields should be filled with XXh to indicate any value.
 - II. The input field can contain the required trigger Data or 'X' as a wildcard.
 - Hexadecimal values should end with 'h'.
 - Binary values should end with 'b'.
 - Decimal values do not require a suffix.

III. Data Offset Triggering:


- Any Offset: Triggers when valid Data that meets the set conditions appears anywhere in the Data field, regardless of offset.
- Fixed Offset: Triggers only when valid Data that meets the set conditions appears at the specified offset.



SPI Trigger

SPI Trigger Settings


Click SPI Trigger in the toolbar and will show the dialog as the following.



- Channel: Select the channel. Depending on the mode, two to four channels can be used.
- **2. Frame guard time:** When CS is not selected, this value can be set to define the time threshold for recognizing the next Frame.
- **3. Option:** The Data Output Delay setting specifies how long the Latch Data should be delayed after the transition edge. The default value is 0, with a maximum delay of 75 ns.
- 4. Clause Trigger: Please reference Clause Trigger chapter.
- State: Displays the detailed trigger conditions within each level of the trigger process.
 - I. Data In: Triggers based only on the Data In channel.
 - II. Data Out (Ref. Output Delay): Triggers based only on the Data Out channel, applying the Data Output Delay parameter.



III. Dual Data: Treats Data In/Out as a 2-bit dual-channel mode. For example, if the Word Size is set to 8, only 4 clock cycles are required for transmission. The 1st bit of the Data Out pin represents the MSB.



IV. Dual Data(Ref. Output Delay): Functions the same as Dual Data, but applies the Data Output Delay parameter.

Data Field Input Rules:

- The Data field allows up to 8 Bytes. Unused fields should be filled with XXh to indicate any value.
- II. The input field can contain the required trigger Data or 'X' as a wildcard.
 - Hexadecimal values should end with 'h'.
 - Binary values should end with 'b'.
 - Decimal values do not require a suffix.
- III. Data Offset Triggering

Any Offset: Triggers when valid Data that meets the set conditions appears anywhere in the Data field, regardless of offset.


Fixed Offset: Triggers only when valid Data that meets the set conditions appears at the specified offset.



SVI2 Trigger

SVI2 Trigger Settings

Click SVI2 Trigger in the toolbar and will show the dialog as the following.




- 1. Channel: Select channels.
- 2. Error Trigger: Trigger specific error of SVI2.
- 3. Clause Trigger: Please reference Clause Trigger chapter.
- 4. State: Show the details of trigger condition in every state as left side; typing or selecting the trigger values in the SVD and SVT packet, default value is XX means "don't care".
 - When check the AUX, the trigger function will refer to the state of AUX (High/Low).




UART Trigger

UART Trigger Settings

Click UART Trigger in the toolbar and will show the dialog as the following.



Travel Bus series



Since TravelBus has specially designed channels for UART, the UART



settings in the TravelBus software will include additional channel source options.


- 1. Channel: Configure the UART interface.
- 2. Baud Rate: Set the UART Baud Rate.
- 3. Simple Trigger: Configure UART-specific frame trigger.
- **4. Clause Trigger:** Please reference Clause Trigger chapter.
- 5. State: Displays the detailed trigger conditions within each level of the trigger process. Users can enter specific trigger values in the Data field or use 'X' as a wildcard for any value. The Data trigger field supports up to 16 Bytes; to specify a trigger data position, Bypass must be selected, and an offset value must be entered.



USB 1.1 Trigger

USB 1.1 Trigger Settings

Click USB 1.1 Trigger in the toolbar and will show the dialog as the following.




- 1. Channel: Select channels.
- 2. Simple Trigger: Specific trigger function of USB 1.1.
- 3. Error Trigger: Trigger specific error of USB 1.1.
- 4. Clause Trigger: Please reference Clause Trigger chapter.
- 5. State: Show the details of trigger condition in every state as left side; typing or selecting the trigger values in the PID, Frame Number, Address and Data Field, default value is XX means "don't care".
 Data field provided 4 bytes data to trigger, checking the Fixed Offset and selecting the offset value when want to trigger at the specific position.



USB PD Trigger

USB PD 3.0 Trigger Settings

Click USB PD 3.0 Trigger in the toolbar and will show the dialog as the following.



- 1. Channel: Select channels.
- 2. Simple Trigger: Specific trigger function of USB PD 3.0.
- **3. Error Trigger:** Trigger specific error of USB PD 3.0.
- 4. Clause Trigger: Please reference Clause Trigger chapter.
- 5. State: Show the details of trigger condition in every state as left side; typing or selecting the trigger values in the SOP Sequences, Message Header and Data Obj(s), default value is XX means "don't care".
 Provide 0 ~ 7 offset value for Data Obj(s) field.