

Acute[®]

PC-based T&M Instruments

MSO3124V/ TS3124V

電氣特性驗證說明



目錄

Protocols


I2C 電氣特性驗證解決方案	2
I2S 電氣特性驗證解決方案	12
MIPI I3C 電氣特性驗證解決方案	20
MIPI RFFE 電氣特性驗證解決方案	29
MIPI SPMI 電氣特性驗證解決方案	35
PDM 電氣特性驗證解決方案	44
SMBus 電氣特性驗證解決方案	52
SPI 電氣特性驗證解決方案	59
UART 電氣特性驗證解決方案	64

其他設定

HTML 報告匯出	71
進階設定	73
MSO/TS3000 系列多機堆疊	74

I²C 電氣特性驗證解決方案

■ 簡介:



使用示波器進行 I²C 電氣特性驗證，以確保 I²C 符合定義的規範。在經過長時間的燒機測試後，可以確認所測試的訊號電氣特性符合規範。

I²C 協定的電氣特性檢測通常分為兩種類型：垂直（電壓）與水平（時間/相位）。

因此，在使用此功能時，必須先設定所選的協定與規格，然後重複測試以取得電氣特性測試報告。測試項目會依據 I²C 的速度而有所不同。

常見 I²C 規格中的部分電氣特性規格：

Table 13. Characteristics of the SDAH, SCLH, SDA and SCL bus lines for Hs-mode I²C-bus devices^[1]

Symbol	Parameter	Conditions	C _b = 100 pF (max)		C _b = 400 pF ^[2]		Unit
			Min	Max	Min	Max	
f _{SCLH}	SCLH clock frequency		0	3.4	0	1.7	MHz
t _{SU,STA}	set-up time for a repeated START condition		160	-	160	-	ns
t _{HD,STA}	hold time (repeated) START condition		160	-	160	-	ns
t _{LOW}	LOW period of the SCL clock		160	-	320	-	ns
t _{HIGH}	HIGH period of the SCL clock		60	-	120	-	ns
t _{SU,DAT}	data set-up time		10	-	10	-	ns
t _{HD,DAT}	data hold time		0 ^[3]	70	0 ^[3]	150	ns
t _{rCL}	rise time of SCLH signal		10	40	20	80	ns
t _{rCL1}	rise time of SCLH signal after a repeated START condition and after an acknowledge bit		10	80	20	160	ns
t _{fCL}	fall time of SCLH signal		10	40	20	80	ns

I²C 電氣特性驗證 報告內容：

	Name	Description	Limit Min	Limit Max	Min	Mean	Max	Standard Deviat	Count	Result
1	f _{SCL}	SCL clock...	0.000 Hz	400.000 KHz	199.965 KHz	199.995 KHz	200.021 KHz	6.000 Hz	536	Pass
2	t _{HSDTA}	Hold time(...	600.000 ns	---	2.499 us	2.499 us	2.500 us	177.000 ps	26	Pass
3	t _{SUSTA}	Set-up tim...	600.000 ns	---	2.083 us	2.092 us	2.101 us	4.644 ns	8	Pass
4	t _{HDDAT}	Data hold ...	---	---	1.247 us	1.307 us	1.373 us	60.657 ns	136	Pass
5	t _{SUDAT}	Data Set-u...	100.000 ns	---	953.035 ns	1.138 us	1.379 us	203.897 ns	148	Pass
6	t _{HDDAT(Targets)}	Data hold ...	5.000 us	0.000 ps	115.145 ns	566.037 ns	1.372 us	531.217 ns	135	Fail
7	t _{SUDAT(Targets)}	Data Set-u...	250.000 ns	0.000 ps	956.068 ns	1.841 us	2.509 us	597.234 ns	113	Fail
8	t _{SUSTO}	Set-up tim...	600.000 ns	---	2.513 us	2.516 us	2.521 us	2.503 ns	16	Pass
9	t _{LOW}	Low Perio...	1.300 us	---	2.617 us	2.623 us	2.629 us	1.442 ns	536	Pass
10	t _{HIGH}	High Perio...	600.000 ns	---	2.071 us	2.092 us	2.105 us	3.697 ns	592	Pass

電氣特性驗證 軟體畫面：

The screenshot displays the I2C electrical characteristics verification software interface. The main window shows a waveform capture of an I2C signal. The top bar indicates a 1V scale and a 20µs time scale. The waveform shows a series of pulses with various parameters labeled, such as 'S', 'Rd', 'A', 'A', and 'N'. Below the waveform is a summary table of test results, which matches the table provided in the previous section. The right side of the interface contains control buttons: 'Free Run', 'Analysis', 'Stop', and 'Settings'. There are also stop conditions settings and information about the acquisition count (5) and fail count (5).

1. 不同的速度模式，包含標準模式（Standard Speed Mode，約 100kHz）／快速模式（Fast Mode，約 400kHz）／快速模式+（Fast Mode+，約 1MHz）／高速模式（HS Mode，約 3.4MHz）
2. 頻率：時鐘頻率（Clock Speed）
3. 時序參數：Set-up Time / Hold Time / Rise Time / Fall Time & Clock Stretching Timing limitation
4. 電壓參數：V_{IL}（輸入低電位）、V_{IH}（輸入高電位）等


■ I²C 電氣特性驗證設定


1. 一般設定：通道來源、工作電壓與速度

Settings

- General
- ✗ Decode
- ✗ Trigger
- ✗ Validation

Channel Settings

SCL: DSO Channel 1 Probe Settings: x10 

SDA: DSO Channel 2 Probe Settings: x10 

Working Voltage(V_{DD}): 5.00 V

Speed Mode

- Standard Mode (Max: 100Kbit/s)
- Fast Mode (Max: 400Kbit/s)
- Fast Mode + (Max: 1Mbit/s)
- High Speed Mode (Max: 3.4Mbit/s) Cb Value= 100pf (Max.)
- Customized Speed 100 Kbit/s

Analysis Targets: All Nodes(Controller & Targets) 0x8

Default Next

*選擇不同模式時，I²C 允許分離目標和控制器測量

2. 解碼設定：I²C 解碼設定

Import Export

Settings

- ✓ General
- Decode
- ✗ Trigger
- ✗ Validation

Address Mode

- 7-bit Addressing
- 8-bit Addressing (Including R/W in Address)
- 10-bit Addressing

Default Previous Next

3. 觸發設定：I²C Address、Data 觸發條件

Settings

- ✔ General
- ✔ Decode
- Trigger
- ✘ Validation

Trigger Settings

7-bit Address:

Write/Read:

ACK/NACK

Data

Any Offset Fixed Offset

Value

Default Previous Next

4. 驗證參數設定：頻率、時序與電壓限制

Import Export

Settings

- ✔ General
- ✔ Decode
- ✔ Trigger
- Validation

Customized EV Parameter:


Frequency

Name	Description	Min	Max
<input checked="" type="checkbox"/> f _{SCL}	SCL clock frequency	0 kHz	100 kHz

Time

Name	Description	Min	Max
<input checked="" type="checkbox"/> t _{HOLD_STA}	Hold time(repeated) START condition	4 us	X
<input checked="" type="checkbox"/> t _{SU_STA}	Set-up time for a repeated START condition	4.7 us	X
<input checked="" type="checkbox"/> t _{HOLD_DAT}	Data hold time	5 us	X
<input checked="" type="checkbox"/> t _{SU_DAT}	Data Set-up time	250 ns	X
<input checked="" type="checkbox"/> t _{SU_STOP}	Set-up time for STOP condition	4 us	X
<input checked="" type="checkbox"/> t _{LOW}	Low Period of the SCL Clock	4.7 us	X
<input checked="" type="checkbox"/> t _{HIGH}	High Period of the SCL Clock	4 us	X
<input checked="" type="checkbox"/> t _{rCL}	Rise time of SCL signal	X	1 us
<input checked="" type="checkbox"/> t _{fCL}	Fall time of SCL signal	X	300 ns
<input checked="" type="checkbox"/> t _{rDA}	Rise time of SDA signal	X	1 us
<input checked="" type="checkbox"/> t _{fDA}	Fall time of SDA signal	X	300 ns

Default Advance Previous Apply



*Targets Mode 量測項目

• I2C Frequency Requirements

Symbol	Electrical Parameter
f_{SCL}	SCL Clock Frequency

• I2C Timing Requirements

Symbol	Electrical Parameter
$t_{HD, STA}$	Hold time(repeated) START condition
$t_{SU, STA}$	Set-up time for a repeated START condition
$t_{HD, DAT}$	Data hold time ^[1]
$t_{SU, DAT}$	Data Set-up time ^[1]
$t_{SU, STO}$	Set-up time for STOP condition
t_{LOW}	Low Period of the SCL Clock
t_{HIGH}	High Period of the SCL Clock
t_{rCL}	Rise time of SCL signal
t_{fCL}	Fall time of SCL signal
t_{rDA}	Rise time of SDA signal ^[1]
t_{fDA}	Fall time of SDA signal ^[1]

t_{BUF}	Bus free time between a STOP and START condition
$t_{VD,DAT}$	Data valid time
$t_{VD,ACK}$	Data valid acknowledge time
$t_{CLK_STRETCH}$	Clock extend time
t_{rCL1}	First rising edge time of SCL signal after Sr and after ACK bit ^[2]
$t_{HD,DAT(Target)}$	Data hold time (Only for Target Mode ^[3])
$t_{SU,DAT(Target)}$	Data Set-up time (Only for Target Mode ^[3])
$t_{VD,DAT(Target)}$	Data valid time (Only for Target Mode ^[3])
$t_{VD,ACK(Target)}$	Data valid acknowledge time (Only for Target Mode ^[3])

[1] 當選擇 All Targets 或 Single Targets 時，量測數值僅針對 Controller 傳送至 Targets 的方向。

例如：Address、Write Data without ACK、Read Data ACK only

[2] 僅能在 I2C 的速度模式選擇為 High-Speed Mode 時顯示。


[3] 僅在選擇 All Targets 或 Single Targets 時可用。此項目的方向為 Targets 傳送至 Controller。

例如：Read Data without ACK、Write Data ACK only

- I2C Voltage Requirements**

Symbol	Electrical Parameter
V_L	Low-level input voltage
V_H	High-level input voltage
V_{Max}	Max input voltage
V_{Min}	Min input voltage

5. 電氣特性驗證 軟體畫面



6. 控制面板

A. 停止條件：

當擷取達到 X 次時停止

當測試結果失敗超過 X 次時停止


B. 資訊：

選擇查看波形


C. 儲存檔案：

儲存為 HTML 格式


儲存為 .MOW (Acute 軟體專用格式)




7. 概覽報告



8. 詳細報告



9. 波形和參考點



10. Html 報告

Acute®
PC-based T&M Instruments

Electrical Validation Report

Test Instrument Model	M503124V
Test Instruments Serial Number	24554
Test Date	04-17-2023 14:46:14
S/W Version	1.0.25
Protocol	I2C

```

*****/
DUT INFO
Speed: 400KHz
EEPROM Communication
*****/
    
```

Overview Results:



Total: 17
Pass: 9
Fail: 6

Index	Name	Description	Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max	Result
1	f _{SCL}	SCL clock frequency	0.000 Hz	100.000 KHz	387.586 KHz	387.683 KHz	387.769 KHz	437.000 Hz	2670	387.6%	387.8%	✗Fail
2	t _{HD,STA}	Hold time(repeated) START condition	4.000 us	---	1.538 us	1.538 us	1.539 us	427.000 ps	20	-61.6%	---	✗Fail
3	t _{SU,STA}	Set-up time for a repeated START condition	4.700 us	---	2.013 us	2.014 us	2.015 us	579.000 ps	10	-57.2%	---	✗Fail
4	t _{HD,DAT}	Data hold time	5.000 us	---	94.249 ns	247.342 ns	1.026 us	4.244 us	1575	-98.1%	---	✗Fail
5	t _{SU,DAT}	Data Set-up time	250.000 ns	---	472.837 ns	1.187 us	1.443 us	5.255 us	1767	18.7%	---	✓Pass
6	t _{SU,STO}	Set-up time for STOP condition	---	---	---	---	---	---	0	---	---	---
7	t _{LOW}	Low Period of the SCL Clock	4.700 us	---	1.539 us	1.541 us	1.543 us	9.208 ns	2670	-67.3%	---	✗Fail
8	t _{HIGH}	High Period of the SCL Clock	4.000 us	---	977.699 ns	979.666 ns	984.826 ns	20.914 ns	3040	-75.6%	---	✗Fail
9	t _{rCL}	Rise time of SCL signal	---	1.000 us	45.022 ns	48.118 ns	49.835 ns	14.531 ns	3430	---	0.5%	✓Pass
10	t _{fCL}	Fall time of SCL signal	---	300.000 ns	9.888 ns	10.237 ns	10.583 ns	1.448 ns	3430	---	0.2%	✓Pass
11	t _{rDA}	Rise time of SDA signal	---	1.000 us	37.719 ns	39.529 ns	41.848 ns	5.148 ns	927	---	0.4%	✓Pass
12	t _{fDA}	Fall time of SDA signal	---	300.000 ns	4.616 ns	6.893 ns	9.828 ns	24.035 ns	947	---	1.8%	✓Pass
13	t _{BUF}	Bus free time between a STOP and START condition	---	---	---	---	---	---	0	---	---	---
14	t _{VD,DAT}	Data valid time	---	3.450 us	98.898 ns	270.164 ns	1.067 us	4.200 us	1585	---	28.9%	✓Pass
15	t _{VD,ACK}	Data valid acknowledge time	---	3.450 us	141.017 ns	730.257 ns	1.067 us	1.344 us	91	---	28.0%	✓Pass
16	V _{IL}	Low-level input voltage	-500.000 mV	990.000 mV	-105.670 mV	27.063 mV	104.081 mV	760.863 mV	4367	26.5%	40.5%	✓Pass
17	V _{IH}	High-level input voltage	2.310 V	3.800 V	3.225 V	3.267 V	3.417 V	1.250 V	4367	61.4%	74.3%	✓Pass

f_{SCL} - Test Result: Fail


Description: SCL clock frequency

Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max
0.000 Hz	100.000 KHz	387.586 KHz	387.683 KHz	387.769 KHz	437.000 Hz	2670	387.6%	387.8%



I2S 電氣特性驗證解決方案

■ 簡介：




使用示波器執行 I2S 電氣特性驗證，以確保 I2S 符合既定規格。在經過長時間燒機測試後，可以確認所測試的訊號電氣特性符合規範。

I²S (Inter-IC Sound) 是一種標準的序列匯流排介面，用於連接數位音訊裝置，例如音訊編碼器、數位類比轉換器 (DAC) 與類比數位轉換器 (ADC)。它常見於嵌入式系統、音訊處理器與高品質音訊設備中。


I²S 是一種結構簡單但功能強大的介面，可在裝置之間以高精度、低延遲地傳送數位音訊資料。

■ I2S 電氣特性驗證設定

1. 一般設定：設定匯流排配置，包括 I2S 模式類型 (I2S、Left Justified、PCM、TDM)、通道設定、工作電壓與資料速率。




2. 解碼設定：設定 I2S 資料格式。位元順序可選擇 MSB First 或 LSB First。資料位元數可設定為 1 到 32 位元之間。




3. 觸發設定：設定使用者需要觸發的資料模式。資料格式已在前一頁的解碼

設定中設定完成，其餘設定僅與資料樣式相關。此處共提供 6 種觸發方式：

Data Match, Rising, Falling, Glitch, Mute, and Clip。



4. 驗證參數設定



此部分提供三張特性參數表，包含：

- 頻率
- 時序參數
- 電壓要求

預設值參考自 I2S 規範 Rev3.0。下方列出所有支援的驗證參數符號與說明：

• **I2S Frequency Requirements**

Symbol	Electrical Parameter
f_{SCK}	SCK Clock Frequency


• **I2S Timing Requirements**

Symbol	Electrical Parameter
t_{HC}	SCK High Period
t_{LC}	SCK Low Period
t_R	SCK Rise Time
t_F	SCK Fall Time
$t_{d,SCKWS}$	SCK-WS Delay Time
$t_{duty,SCK}$	SCK Duty Cycle
$t_{s,WS}$	WS Setup Time
$t_{h,WS}$	WS Hold Time
$t_{duty,WS}$	WS Duty Cycle
$t_{s,SD}$	Data Setup Time
$t_{h,SD}$	Data Hold Time


• **I2S Voltage Requirements**

Symbol	Electrical Parameter
V_L	Low-Level Voltage
V_H	High-level Voltage

5. 電氣特性驗證 軟體畫面



6. 控制面板



A. 停止條件：

當擷取達到 X 次時停止

當測試結果失敗超過 X 次時停止

B. 資訊：


選擇查看波形

C. 儲存檔案：


儲存為 HTML 格式

儲存為 .MOW (Acute 軟體專用格式)


7. 概覽報告



8. 詳細報告



9. 波形和參考點



10. Html 報告



Electrical Validation Report

Test Instrument Model	MSO3124V
Test Instruments Serial Number	MSV31240021
Test Date	12-09-2024 13:34:37
S/W Version	1.8.62
Protocol	I2S



Overview Results:

Total: 7
Pass: 5
Fail: 2

Index	Name	Description	Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max	Result
1	t _R	SCK Rise Time	---	60.000 ns	1.639 ns	2.062 ns	2.990 ns	442.000 ps	2994	---	-95.0%	Pass
2	t _{d,SCKWS}	SCK-WS Delay Time	---	320.000 ns	201.556 ns	202.420 ns	203.654 ns	602.000 ps	1390	---	-36.4%	Pass
3	t _{d,SCKSD}	SCK-Data Delay Time	---	320.000 ns	201.759 ns	202.758 ns	203.957 ns	713.000 ps	375	---	-36.3%	Pass
4	t _{s,WS}	WS Setup Time	---	80.000 ns	196.354 ns	197.580 ns	198.443 ns	599.000 ps	1377	---	148.1%	Fail
5	t _{h,WS}	WS Hold Time	0.000 ps	---	197.274 ns	198.316 ns	199.035 ns	269.000 ps	1390	---	---	Pass
6	t _{s,SD}	Data Setup Time	---	80.000 ns	196.039 ns	197.265 ns	198.283 ns	708.000 ps	375	---	147.9%	Fail
7	t _{h,SD}	Data Hold Time	0.000 ps	---	197.737 ns	198.588 ns	199.651 ns	295.000 ps	375	---	---	Pass


t_R - Test Result: **Pass**
Description: SCK Rise Time

Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max
---	60.000 ns	1.639 ns	2.062 ns	2.990 ns	442.000 ps	2994	---	-95.0%



MIPI I3C 電氣特性驗證解決方案

■ 簡介：




MIPI I3C 向下相容許多傳統 I²C 裝置，但同時 I3C 裝置還支援更高速傳輸速率（SCL 頻率可達 12.5 MHz）與全新的通訊模式。MIPI I3C 工作模式包含 **Single Data Rate (SDR) Mode**, **High Data Rate (HDR) Mode**. HDR Mode 進一步細分為 **Dual Data Rate (HDR-DDR) Mode**, **Ternary Symbol Legacy Mode (HDR-TTL) Mode**, **Ternary Symbol Pure-bus (HDR-TSP) Mode**, **Bulk Transport (HDR-BT) Mode**.

MIPI I3C 電氣特性驗證提供多項符合 MIPI I3C 規格的電氣測量項目（目前支援 MIPI I3C 版本 1.1.1）。

MIPI I3C Electrical Validation Settings:

1. 一般設定：設定通道來源、工作電壓與傳輸速率。




在此部分中，所選的速度模式會影響驗證所需的取樣率，同時也會影響後續「驗證設定」部分中的時序規格表。例如，在 HDR-TSL 與 HDR-TSP 模式下，將額外顯示專屬的時序規格。

13	<input checked="" type="checkbox"/> t _{EDGE}	Edge-to-Edge Period	32 ns	X
14	<input checked="" type="checkbox"/> t _{SKEW}	Allow Difference Between Signals for 'Simultaneous' Change	X	12.8 ns
15	<input checked="" type="checkbox"/> t _{EYE}	Stable Condition Between Signals	12 ns	X
16	<input checked="" type="checkbox"/> t _{SYMBOL}	Time Between Successive Symbols	32 ns	X
17	<input checked="" type="checkbox"/> t _{CLOCK}	Symbol Clock	77.5 ns	X


此外，在「Bus Configuration」中需指定匯流排上連接的裝置類型：

- **純 I3C 匯流排 (Pure-Bus)**：不需要 I²C 時序規格。
- **混合匯流排 (Mixed Bus)**：需加入 I²C 相容裝置的時序規格，預設值採用 Fast Mode (Fm) 或 Fast Mode+ (Fm+) 設定，與 I²C 驗證設定相同。

2. 解碼設定




3. 觸發設定



若需要分析特定裝置位址，可設定特定位置為觸發條件。如圖中 "XX" 表示「任意」的位元，將會觸發所有位址。此外亦支援針對常用命令碼 (CCC) 的觸發，可透過廣播位址 7'h7E 指定。

4. 驗證參數設定



本部分共包含五種參數表：

- Frequency
- I3C timing requirements when communicating with I²C Legacy Devices
- I3C Open Drain timing parameters
- I3C Push-Pull timing parameters
- I3C I/O stage characteristics voltage requirements

若為純 I3C 匯流排，則不會顯示與 I²C 裝置相關的時序表，也不會顯示 f_{SCL} 頻率參數。

MIPI I3C Frequency Requirements

Symbol	Electrical Parameter
f_{SCL}	SCL Clock Frequency when communicating with I ² C Legacy Devices ¹
t_{SCL_PP}	SCL Clock Frequency
t_{BT_FREQ}	HDR-BT SCL Clock Frequency

MIPI I3C Timing Requirements When Communicating With I²C Legacy Devices¹

Symbol	Electrical Parameter
t_{SU_STA}	Setup Time for a REPEATED START
t_{HD_STA}	Hold Time for a (REPEATED) START
t_{LOW}	SCL Clock Low Period
t_{DIG_L}	SCL Clock Low Period as seen at the receiver
t_{HIGH}	SCL Clock High Period
t_{DIG_H}	SCL Clock High Period as seen at the receiver
t_{SU_DAT}	Data Setup Time
t_{HD_DAT}	Data Hold Time
t_{rCL}	SCL Signal Rise Time
t_{fCL}	SCL Signal Fall Time
t_{rDA}	SDA Signal Rise Time
t_{rDA_OD}	SDA Signal Rise Time (Open Drain)
t_{fDA}	SDA Signal Fall Time
t_{SU_STO}	Setup Time for STOP
t_{BUF}	Bus Free Time Between a STOP and a START
t_{SPIKE}	Pulse Width of Spikes that Spike Filter Must Suppress

¹ Only available when the bus configuration is set to Mixed Bus (i.e. at least one I²C legacy device is presented on the I3C bus).

MIPI I3C Open Drain Timing Requirements

Symbol	Electrical Parameter
t_{LOW_OD}	SCL Clock Low Period
$t_{DIG_OD_L}$	SCL Clock Low Period as seen at the receiver
t_{HIGH_INIT}	High Period of SCL Clock (for First Broadcast Address)
t_{HIGH_OD}	SCL Clock High Period
$t_{DIG_OD_H}$	SCL Clock High Period as seen at the receiver
t_{fDA_OD}	SDA Data Fall Time
t_{SU_OD}	SDA Data Setup Time During Open Drain Mode
t_{CAS}	Clock After START (S) Condition
t_{CBP}	Clock Before STOP (P) Condition
$t_{CRHPOverlap}$	Active Controller to Secondary Overlap time during handoff
t_{AVAL}	Bus Available Condition
t_{IDLE}	Bus Idle Condition
$t_{NEWCRlock}$	Time Interval Where New Controller Not Driving SDA Low

MIPI I3C Push-Pull Timing Requirements


Symbol	Electrical Parameter
t_{LOW}	SCL Clock Low Period
t_{DIG_L}	SCL Clock Low Period as seen at the receiver
t_{HIGH}	SCL Clock High Period
t_{DIG_H}	SCL Clock High Period as seen at the receiver
t_{SCO}	Clock in to Data Out for Target
t_{CR_PP}	SCL Clock Rise Time
t_{CF_PP}	SCL Clock Fall Time
$t_{HD_PP_Controller}$	SDA Signal Data Hold (Controller)
$t_{HD_PP_Target}$	SDA Signal Data Hold (Target)
t_{SU_PP}	SDA Signal Data Setup
t_{CASr}	Clock After Repeated START (Sr) Condition
t_{CBSr}	Clock Before Repeated START (Sr) Condition
t_{BT_HO}	HDR-BT Master to Slave Hand Off Delay
t_{BT_STALL}	HDR-BT Clocked Not-Ready Data-Block Headers

MIPI I3C I/O Stage Characteristics Voltage Requirements

Symbol	Electrical Parameter
V_{IL}	Low-Level Input Voltage
V_{IH}	High-level Input Voltage
V_{OL}	Low-level Output Voltage
V_{OH}	High-level Output Voltage

MIPI RFFE 電氣特性驗證解決方案

■ 簡介：




MIPI RFFE (Radio Frequency Front-End) 是由 MIPI 聯盟所制定的標準規範，用以定義行動裝置（如智慧型手機和平板電腦）中基頻處理器與射頻前端模組之間的通訊標準。這是 MIPI (Mobile Industry Processor Interface) 標準家族的重要部分，涵蓋多種針對行動與嵌入式設備中元件之間通訊效率所設計的標準。


MIPI RFFE 是現代無線設備的關鍵技術，提供一個標準化且高效的介面，用於控制無線通訊系統中的射頻前端元件。

■ MIPI RFFE 電氣特性驗證設定：


1. 一般設定：設定通道來源、工作電壓、頻率範圍、Test Point 和 Read Operation。




2. 觸發設定




3. 驗證設定：包含電壓、時序與頻率的限制條件



4. 電氣特性驗證 軟體畫面



5. 控制面板



A. 停止條件：

當擷取達到 X 次時停止

當測試結果失敗超過 X 次時停止

B. 資訊：


選擇查看波形

C. 儲存檔案：


儲存為 HTML 格式

儲存為 .MOW (Acute軟體專用格式)


6. 概覽報告



7. 詳細報告



8. 波形和參考點



9. Html 報告



Electrical Validation Report

Test Instrument Model	MSO3124V
Test Instruments Serial Number	MSV31240021
Test Date	12-09-2024 15:32:11
SW Version	1.8.62
Protocol	MIPI RFFE



Overview Results:

Total: 33
Pass: 2
Fail: 6

Index	Name	Description	Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max	Result
1	fSCLK	SCLK Frequency	26.000 MHz	52.000 MHz	49.200 MHz	52.209 MHz	56.354 MHz	2.244 MHz	220	89.2%	8.4%	Fail
2	fSCLKOH	Clock Output High Time	4.700 ns	---	6.413 ns	7.501 ns	9.281 ns	714.000 ps	230	36.4%	---	Pass
3	fSCLKOL	Clock Output Low Time	4.700 ns	---	8.329 ns	41.946 ns	1.563 ns	196.252 ns	230	77.2%	---	Pass
4	fSCLKOTR	Clock Output Transition (Rise/Fall) Time	2.100 ns	4.000 ns	743.000 ps	1.088 ns	1.799 ns	204.000 ps	460	-64.6%	-55.0%	Fail
5	fSCLKIH	Clock Input High Time	---	---	---	---	---	---	0	---	---	---
6	fSCLKIL	Clock Input Low Time	---	---	---	---	---	---	0	---	---	---
7	fSCLKTR	Clock Input Transition (Rise/Fall) Time	---	---	---	---	---	---	0	---	---	---
8	fSKEW_M	SDATA Skew Relative to SCLK - BOM Master Output	0.000 ps	4.000 ns	-699.000 ps	13.917 ns	178.727 ns	39.049 ns	95	---	4368.2%	Fail
9	fSDATAOTR_M	SDATA Output Transition (Rise/Fall) Time - BOM Master	2.100 ns	4.000 ns	743.000 ps	1.088 ns	1.799 ns	204.000 ps	460	-64.6%	-55.0%	Fail
10	fSD_S_sR	Time for sRead Data Output Valid from SCLK Rising Edge - Slave	---	---	---	---	---	---	0	---	---	---
11	fSDATAOTR_S_sR	sRead SDATA Output Transition (Rise/Fall) Time - Slave	---	---	---	---	---	---	0	---	---	---
12	fSU_M_Rd	SDATA Setup Time with respect to SCLK Output - BOM - Read	---	---	---	---	---	---	0	---	---	---
13	tu_M_Rd	SDATA Hold Time with respect to SCLK Output - BOM - Read	---	---	---	---	---	---	0	---	---	---
14	fSU_M_sR	SDATA Setup Time with respect to SCLK Output - BOM - sRead	---	---	---	---	---	---	0	---	---	---
15	tu_M_sR	SDATA Hold Time with respect to SCLK Output - BOM - sRead	---	---	---	---	---	---	0	---	---	---
16	fSU_S	SDATA Setup Time with respect to SCLK Input - Slave (or non-BOM)	---	---	---	---	---	---	0	---	---	---
17	tu_S	SDATA Hold Time with respect to SCLK Input - Slave (or non-BOM)	---	---	---	---	---	---	0	---	---	---
18	fSCLKOH_HSDR	(HSDR) Clock Output High Time	---	---	---	---	---	---	0	---	---	---
19	fSCLKOL_HSDR	(HSDR) Clock Output Low Time	---	---	---	---	---	---	0	---	---	---
20	fSCLKOTR_HSDR	(HSDR) Clock Output Transition (Rise/Fall) Time	---	---	---	---	---	---	0	---	---	---
21	fSCLKIH_HSDR	(HSDR) Clock Input High Time	---	---	---	---	---	---	0	---	---	---
22	fSCLKIL_HSDR	(HSDR) Clock Input Low Time	---	---	---	---	---	---	0	---	---	---
23	fSCLKTR_HSDR	(HSDR) Clock Input Transition (Rise/Fall) Time	---	---	---	---	---	---	0	---	---	---
24	fSD_S_Rd_HSDR	(HSDR) Time for Read Data Output Valid from SCLK Rising Edge - Slave	---	---	---	---	---	---	0	---	---	---
25	fSDATAOTR_S_Rd_HSDR	(HSDR) Read SDATA Output Transition (Rise/Fall) Time - Slave	---	---	---	---	---	---	0	---	---	---
26	fSD_S_sR_HSDR	(HSDR) Time for sRead Data Output Valid from SCLK Rising Edge - Slave	---	---	---	---	---	---	0	---	---	---
27	fSDATAOTR_S_sR_HSDR	(HSDR) sRead SDATA Output Transition (Rise/Fall) Time - Slave	---	---	---	---	---	---	0	---	---	---
28	fSU_M_Rd_HSDR	(HSDR) SDATA Setup Time with respect to SCLK Output - BOM - Read	---	---	---	---	---	---	0	---	---	---
29	tu_M_Rd_HSDR	(HSDR) SDATA Hold Time with respect to SCLK Output - BOM - Read	---	---	---	---	---	---	0	---	---	---


fSCLK - Test Result: **Fail**
Description: SCLK Frequency

Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max
26.000 MHz	52.000 MHz	49.200 MHz	52.209 MHz	56.354 MHz	2.244 MHz	220	89.2%	8.4%



MIPI SPMI 電氣特性驗證解決方案

■ 簡介：




使用示波器執行 MIPI SPMI 電氣特性驗證，以確保 MIPI SPMI 協定符合既定規格。在經過長時間燒機測試後，可確認所測試的訊號電氣特性是否符合標準。


MIPI SPMI (System Power Management Interface) 是由 MIPI 聯盟 (Mobile Industry Processor Interface) 制定的標準規範，主要目的是為了在行動與嵌入式系統中實現電源管理。SPMI 提供標準化的通訊介面，用於在電源管理 IC (PMIC) 與各個系統元件之間有效地分配電力與管理電源狀態，常見於智慧型手機、平板電腦等裝置中。

MIPI SPMI 電氣特性驗證設定


1. 一般設定：設定通道來源、工作電壓、傳輸速率與協定版本。




2. 觸發設定




3. 驗證參數設定：包含頻率、時間與電壓限制



4. 電氣特性驗證 軟體畫面



5. 控制面板



A. 停止條件：

當擷取達到 X 次時停止

當測試結果失敗超過 X 次時停止

B. 資訊：


選擇查看波形

C. 儲存檔案：


儲存為 HTML 格式

儲存為 .MOW (Acute軟體專用格式)


6. 概覽報告



7. 詳細報告



8. 波形和參考點



9. Html 報告



Electrical Validation Report

Test Instrument Model	MSO3124V
Test Instruments Serial Number	MSV31240021
Test Date	12-09-2024 14:54:25
S/W Version	1.8.62
Protocol	MIPI SPMI



Overview Results:

Total: 10
Pass: 6
Fail: 4

Index	Name	Description	Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max	Result
1	f _{SCLK}	SCLK Frequency	32.000 KHz	26.000 MHz	173.325 KHz	9.141 MHz	10.686 MHz	1.753 MHz	333	441.6%	-58.9%	✓Pass
2	t _{SCLKOH}	SCLK Output High Time	12.000 ns	---	41.401 ns	51.548 ns	109.473 ns	13.618 ns	338	245.0%	---	✓Pass
3	t _{SCLKOL}	SCLK Output Low Time	12.000 ns	---	41.351 ns	102.355 ns	5.718 us	501.997 ns	340	244.6%	---	✓Pass
4	t _{SCLKOTR}	SCLK Output Transition (Rise/Fall) Time	2.100 ns	5.300 ns	984.000 ps	2.442 ns	7.153 ns	1.618 ns	678	-53.1%	35.0%	✗Fail
5	t _{SDATAOTR}	SDATA Output Transition (Rise/Fall) Time	2.100 ns	5.300 ns	974.000 ps	1.347 ns	1.932 ns	234.000 ps	117	-53.6%	-63.5%	✗Fail
6	t _D	SDATA Output Valid Time	0.000 ps	11.000 ns	-408.000 ps	163.644 ns	5.401 us	814.092 ns	114	---	48997.2%	✗Fail
7	t _S	SDATA Setup Time	1.000 ns	---	26.694 ns	46.232 ns	98.913 ns	12.421 ns	83	2569.4%	---	✓Pass
8	t _H	SDATA Hold Time	5.000 ns	---	43.207 ns	195.261 ns	5.299 us	790.518 ns	114	764.1%	---	✓Pass
9	V _L	Low-Level Voltage	0.000 uV	360.000 mV	-337.083 mV	28.764 mV	283.550 mV	135.513 mV	340	---	-21.2%	✓Pass
10	V _H	High-Level Voltage	1.440 V	1.800 V	2.997 V	3.325 V	3.700 V	134.058 mV	338	108.1%	105.5%	✗Fail


f_{SCLK} - Test Result: **Pass**
Description: SCLK Frequency

Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max
32.000 KHz	26.000 MHz	173.325 KHz	9.141 MHz	10.686 MHz	1.753 MHz	333	441.6%	-58.9%



PDM 電氣特性驗證解決方案

■ 簡介：



使用示波器執行 PDM (Pulse Density Modulation) 電氣特性驗證，以確保其訊號符合既定電氣標準規格。在經過長時間燒機測試後，可以確認待測訊號的電氣特性是否滿足標準要求。

PDM 協定的電氣特性檢測通常分為兩大類：

- 垂直屬性 (電壓)
- 水平屬性 (時間／相位)

因此，使用此功能時，必須先設定所選的協定與測試規範，並透過重複測試來取得電氣特性報告。測試項目會根據 PDM 傳輸速率而有所不同。

常用 PDM 規格中的部分電氣特性項目參數：

DIGITAL AUDIO INTERFACE					
PDM_CLK High Frequency Range	f_{CLKH}		5.28	8.64	MHz
PDM_CLK Low Frequency Range	f_{CLKL}		1.84	4.32	MHz
PDM_CLK High Time	t_{PDM_CLKH}		40		ns
PDM_CLK Low Time	t_{PDM_CLKL}		40		ns

常用 PDM 驗證報告內容：

	Name	Description	Limit Min	Limit Max	Min	Mean	Max	Standard Deviat	Count	Result
1	f _{CLK}	Clock freq...	0.000 Hz	3.072 MHz	3.027 MHz	3.030 MHz	3.034 MHz	17.798 KHz	4430	Pass
2	t _{LOW}	Low Perio...	130.208 ns	195.312 ns	163.008 ns	163.289 ns	163.541 ns	1.399 ns	4920	Pass
3	t _{HIGH}	High Perio...	130.208 ns	195.312 ns	163.162 ns	163.428 ns	163.717 ns	1.709 ns	4920	Pass
4	t _{CL}	Rise time ...	---	13.000 ns	1.380 ns	1.621 ns	1.859 ns	2.428 ns	4930	Pass
5	t _{CL}	Fall time o...	---	13.000 ns	1.412 ns	1.661 ns	1.862 ns	2.529 ns	4930	Pass
6	t _{DD}	Delay time...	40.000 ns	80.000 ns	57.382 ns	64.017 ns	74.913 ns	77.763 ns	2500	Pass
7	t _{DV}	Delay time...	---	100.000 ns	60.111 ns	67.555 ns	79.252 ns	83.904 ns	2500	Pass
8	t _{DD}	Delay time...	40.000 ns	80.000 ns	54.659 ns	60.684 ns	71.123 ns	67.169 ns	2440	Pass
9	t _{DV}	Delay time...	---	100.000 ns	57.573 ns	64.149 ns	75.158 ns	71.543 ns	2440	Pass

電氣特性驗證 軟體畫面：



1. 頻率：時鐘頻率 (Clock Speed)
2. 时序参数：Set-up Time / Hold Time / Rise Time / Fall Time & Clock Stretching Timing limitation
3. 電壓参数：V_{IL} (輸入低電位)、V_{IH} (輸入高電位) 等

Frequency:

Symbol	Electrical Parameter
f_{SCL}	PDM_CLK Frequency Range

Time:

Symbol	Electrical Parameter
t_{LOW}	Low Period of the Clock
t_{HIGH}	High Period of the Clock
t_{rCL}	Rise time of Clock signal
t_{fCL}	Fall time of Clock signal
t_{rDD}	Delay time from Clock edge to Data Rise driven
t_{fDD}	Delay time from Clock edge to Data Fall driven
t_{rDV}	Delay time from Clock edge to Data Rise valid
t_{fDV}	Delay time from Clock edge to Data Fall valid

Voltage:

Symbol	Electrical Parameter
V_{ClkLow}	Low-level Input voltage for clock
$V_{ClkHigh}$	High-level Input voltage for clock
$V_{DataLow}$	Low-level Input voltage for data
$V_{DataHigh}$	High-level Input voltage for data

■ PDM 電氣特性驗證設定

1. 一般設定：設定通道來源、工作電壓與傳輸速率。

Settings

- General
- Decode
- Validation

Channel Settings

CLK: DSO Channel 1 Probe Settings: x10

DATA: DSO Channel 2 Probe Settings: x10

Working Voltage(V_{DD}): 1.80 V

PDM Clock Speed: 3072 KHz

Default Next

2. 解碼設定：設定 PDM 解碼參數

Settings

- General
- Decode
- Validation

Audio Settings

Decimation Rate: x64

Audio Frequency: 48 KHz

Mono & Stereo

Mode: Stereo

Default Previous Next

3. 驗證參數設定：頻率、時序與電壓限制

Settings

- General
- Decode
- Validation

Customized EV Parameter:

Frequency

Name	Description	Min	Max
1 <input checked="" type="checkbox"/> f _{CLK}	Clock frequency	0 kHz	3.072 MHz

Time

Name	Description	Min	Max
1 <input checked="" type="checkbox"/> t _{LOW}	Low Period of the Clock	130.208 ns	195.312 ns
2 <input checked="" type="checkbox"/> t _{HIGH}	High Period of the Clock	130.208 ns	195.312 ns
3 <input checked="" type="checkbox"/> t _{CL}	Rise time of CLK signal	X	13 ns
4 <input checked="" type="checkbox"/> t _{FL}	Fall time of CLK signal	X	13 ns
5 <input checked="" type="checkbox"/> t _{DD}	Delay time from Clk edge to Data Rise driven	40 ns	80 ns
6 <input checked="" type="checkbox"/> t _{FD}	Delay time from Clk edge to Data Fall driven	40 ns	80 ns
7 <input checked="" type="checkbox"/> t _{DV}	Delay time from Clk edge to Data Rise Valid	X	100 ns
8 <input checked="" type="checkbox"/> t _{FDV}	Delay time from Clk edge to Data Fall Valid	X	100 ns

Voltage

Name	Description	Min	Max
1 <input checked="" type="checkbox"/> V _{CLKLow}	Low-level input voltage for clock	-0.5 V	0.54 V
2 <input checked="" type="checkbox"/> V _{CLKHigh}	High-level input voltage for clock	1.26 V	2.3 V
3 <input checked="" type="checkbox"/> V _{DataLow}	Low-level input voltage for Data	-0.5 V	0.54 V
4 <input checked="" type="checkbox"/> V _{DataHigh}	High-level input voltage for Data	1.26 V	2.3 V

Default Advance Previous Apply

4. 電氣特性驗證 軟體畫面


1 500 mV -3.50 2 500 mV -3.50 H 4 μs -65.104 μs T PDM Validation Stop S/R: 500 MS/s

PDM

Timestamp	L	R	Information
1 0 s			Baseband Sampling Rate:48 KHz, Decimation ...
2 0 s			
3 106 ns	1		

untitled1 X EV_PDM_Stereo X

5. 控制面板



A. 停止條件：

當擷取達到 X 次時停止

當測試結果失敗超過 X 次時停止

B. 資訊：


選擇查看波形

C. 儲存檔案：


儲存為 HTML 格式

儲存為 .MOW (Acute軟體專用格式)

6. 概覽報告



7. 詳細報告



8. 波形和參考點



9. Html 報告



Electrical Validation Report

Test Instrument Model	MSO3124V
Test Instruments Serial Number	MSV31240017
Test Date	09-21-2023 10:27:35
S/W Version	1.7.59
Protocol	PDM

PCB TestLog

Overview Results:

Total: 13
Pass: 13
Fail: 0

Index	Name	Description	Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max	Result
1	f _{CLK}	Clock frequency	0.000 Hz	3.072 MHz	3.027 MHz	3.030 MHz	3.034 MHz	17.798 kHz	4430	---	-1.2%	✓Pass
2	t _{LOW}	Low Period of the Clock	130.208 ns	195.312 ns	163.008 ns	163.289 ns	163.541 ns	1.399 ns	4920	25.2%	-16.3%	✓Pass
3	t _{HIGH}	High Period of the Clock	130.208 ns	195.312 ns	163.162 ns	163.428 ns	163.717 ns	1.709 ns	4920	25.3%	-16.2%	✓Pass
4	t _{RCL}	Rise time of CLK signal	---	13.000 ns	1.380 ns	1.621 ns	1.859 ns	2.428 ns	4930	---	-85.7%	✓Pass
5	t _{FCL}	Fall time of CLK signal	---	13.000 ns	1.412 ns	1.661 ns	1.862 ns	2.529 ns	4930	---	-85.7%	✓Pass
6	t _{FD}	Delay time from Clk edge to Data Fall driven	40.000 ns	80.000 ns	57.382 ns	64.017 ns	74.913 ns	77.763 ns	2500	43.5%	-6.4%	✓Pass
7	t _{FV}	Delay time from Clk edge to Data Fall Valid	---	100.000 ns	60.111 ns	67.555 ns	79.252 ns	83.904 ns	2500	---	-20.7%	✓Pass
8	t _{VD}	Delay time from Clk edge to Data Rise driven	40.000 ns	80.000 ns	54.659 ns	60.684 ns	71.123 ns	67.169 ns	2440	36.6%	-11.1%	✓Pass
9	t _V	Delay time from Clk edge to Data Rise Valid	---	100.000 ns	57.573 ns	64.149 ns	75.158 ns	71.543 ns	2440	---	-24.8%	✓Pass
10	V _{CLKLow}	Low-level input voltage for clock	-500.000 mV	540.000 mV	-56.786 mV	-50.438 mV	-42.405 mV	49.004 mV	4920	-88.6%	-107.9%	✓Pass
11	V _{DataLow}	Low-level input voltage for Data	-500.000 mV	540.000 mV	-55.069 mV	-49.177 mV	-35.569 mV	51.321 mV	2467	-89.0%	-106.6%	✓Pass
12	V _{CLKHigh}	High-level input voltage for clock	1.260 V	2.300 V	1.825 V	1.835 V	1.850 V	93.739 mV	4930	44.8%	-19.0%	✓Pass
13	V _{DataHigh}	High-level input voltage for Data	1.260 V	2.300 V	1.499 V	1.515 V	1.531 V	77.266 mV	2467	19.0%	-33.4%	✓Pass

f_{CLK} - Test Result: Pass


Description: Clock frequency

Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max
0.000 Hz	3.072 MHz	3.027 MHz	3.030 MHz	3.034 MHz	17.798 kHz	4430	---	-1.2%



SMBus 電氣特性驗證解決方案

■ 簡介:



使用示波器執行 SMBus (System Management Bus) 電氣特性驗證，以確保其訊號符合所定義的電氣特性規格。在經過長時間燒機測試後，可確認待測訊號的電氣特性是否達標。

SMBus 協定的電氣特性檢測方式與 I²C 類似，通常分為兩大類：

- 垂直屬性 (電壓)
- 水平屬性 (時間／相位)

因此，使用此功能前，須先設定所選協定與規格，並透過反覆測試以取得電氣特性測試報告。測試項目會根據 SMBus 的傳輸速率而有所不同。

SMBus 驗證報告內容：

Overview	Detail	SMBus								
Name	Description	Limit Min	Limit Max	Min	Mean	Max	Standard Deviat	Count	Result	
f _{SCL}	SCL clock...	0.000 Hz	100.000 KHz	3.142 KHz	198.650 KHz	200.008 KHz	13.737 KHz	450	Fail	
t _{HD,STA}	Hold time(...)	4.000 us	---	2.498 us	2.498 us	2.499 us	234.000 ps	19	Fail	
t _{SU,STA}	Set-up tim...	4.700 us	---	2.093 us	2.097 us	2.104 us	4.275 ns	6	Fail	
t _{HD,DAT}	Data hold ...	5.000 us	---	118.950 ns	1.242 us	1.374 us	273.845 ns	180	Fail	
t _{SU,DAT}	Data Set-u...	250.000 ns	---	969.002 ns	1.239 us	2.509 us	326.581 ns	180	Pass	
t _{SU,STO}	Set-up tim...	4.000 us	---	2.508 us	2.521 us	2.530 us	6.103 ns	13	Fail	
t _{LOW}	Low Perio...	4.700 us	---	2.450 us	2.638 us	3.749 us	108.381 ns	468	Fail	
t _{HIGH}	High Perio...	4.000 us	---	2.062 us	2.094 us	2.107 us	6.704 ns	496	Fail	
t _{CL}	Rise time ...	---	1.000 us	264.997 ns	277.670 ns	306.498 ns	4.317 ns	477	Pass	
t _{CL}	Fall time o...	---	300.000 ns	1.260 ns	1.421 ns	1.598 ns	103.000 ps	556	Pass	
t _{DA}	Rise time ...	---	1.000 us	269.758 ns	277.633 ns	283.758 ns	2.679 ns	118	Pass	
t _{DA}	Fall time o...	---	300.000 ns	997.000 ps	1.383 ns	1.551 ns	121.000 ps	145	Pass	
t _{SUF}	Bus free ti...	4.700 us	---	256.676 us	782.918 us	2.669 ms	944.462 us	10	Pass	
t _{VD,DAT}	Data valid ...	---	3.450 us	110.469 ns	1.380 us	1.655 us	357.855 ns	193	Pass	
t _{VD,STO}	Data valid ...	---	3.450 us	506.751 ns	2.145 us	2.750 us	488.065 ns	27	Pass	

電氣特性驗證 軟體畫面：



1. 不同的傳輸速率模式，包括 Standard Speed Mode (~100kHz) / Fast Mode (~400kHz) / Fast Mode+ (~1MHz) / HS Mode(~3.4MHz)
2. 頻率：時脈速度
3. 時序：Set-up Time / Hold Time / Rise Time / Fall Time & Clock Stretching Timing limitation
4. 電壓：V_L, V_H 等

■ SMBus 電氣特性驗證設定

1. 一般設定：設定通道來源、工作電壓與傳輸速率

Settings

- General
- Decode
- Validation

Channel Settings

CLK: DSO Channel 1 Probe Settings: x10

DATA: DSO Channel 2 Probe Settings: x10

Working Voltage(V_{DD}): 1.80 V

PDM Clock Speed: 3072 KHz

Default Next

2. 解碼設定：設定 SMBus 解碼參數

Settings

- General
- Decode
- Validation

Address Mode

- 7-bit Addressing
- 8-bit Addressing (Including R/W in Address)

Startup Settings

PEC

Device

- MCTP
- SBS (Smart Battery System)
- SPD (Serial Presence Detect) DDR4

Default Previous Next

3. 驗證項目設定：包含頻率、時序與電壓限制

Settings

- General
- Decode
- Validation

Customized EV Parameter:

Frequency

Name	Description	Min	Max
1 <input checked="" type="checkbox"/> f _{SCL}	SCL clock frequency	0 kHz	100 kHz

Time


Name	Description	Min	Max
1 <input checked="" type="checkbox"/> t _{HLD,STA}	Hold time(repeated) START condition	4 us	X
2 <input checked="" type="checkbox"/> t _{SU,STA}	Set-up time for a repeated START condition	4.7 us	X
3 <input checked="" type="checkbox"/> t _{HLD,DAT}	Data hold time	5 us	X
4 <input checked="" type="checkbox"/> t _{SU,DAT}	Data Set-up time	250 ns	X
5 <input checked="" type="checkbox"/> t _{SU,STO}	Set-up time for STOP condition	4 us	X
6 <input checked="" type="checkbox"/> t _{LOW}	Low Period of the SCL Clock	4.7 us	X
7 <input checked="" type="checkbox"/> t _{HIGH}	High Period of the SCL Clock	4 us	X
8 <input checked="" type="checkbox"/> t _{r,CL}	Rise time of SCL signal	X	1 us
9 <input checked="" type="checkbox"/> t _{f,CL}	Fall time of SCL signal	X	300 ns
10 <input checked="" type="checkbox"/> t _{r,DA}	Rise time of SDA signal	X	1 us
11 <input checked="" type="checkbox"/> t _{f,DA}	Fall time of SDA signal	X	300 ns

Default Advance Previous Apply

4. 電氣特性驗證 軟體畫面



5. 控制面板



A. 停止條件：

當擷取達到 X 次時停止

當測試結果失敗超過 X 次時停止

B. 資訊：

選擇查看波形

C. 儲存檔案：


儲存為 HTML 格式

儲存為 .MOW (Acute軟體專用格式)


6. 概覽報告



7. 詳細報告



8. 波形和參考點



9. Html 報告



Electrical Validation Report

Test Instrument Model	MSO3124V
Test Instruments Serial Number	MSV31240017
Test Date	09-21-2023 10:27:35
S/W Version	1.7.59
Protocol	PDM

PCB TestLog

Overview Results:


Total: 13
Pass: 13
Fail: 0

Index	Name	Description	Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max	Result
1	f _{CLK}	Clock frequency	0.000 Hz	3.072 MHz	3.027 MHz	3.030 MHz	3.034 MHz	17.798 kHz	4430	---	-1.2%	✓Pass
2	t _{LOW}	Low Period of the Clock	130.208 ns	195.312 ns	163.008 ns	163.289 ns	163.541 ns	1.399 ns	4920	25.2%	-16.3%	✓Pass
3	t _{HIGH}	High Period of the Clock	130.208 ns	195.312 ns	163.162 ns	163.428 ns	163.717 ns	1.709 ns	4920	25.3%	-16.2%	✓Pass
4	t _R CL	Rise time of CLK signal	---	13.000 ns	1.380 ns	1.621 ns	1.859 ns	2.428 ns	4930	---	-85.7%	✓Pass
5	t _F CL	Fall time of CLK signal	---	13.000 ns	1.412 ns	1.661 ns	1.862 ns	2.529 ns	4930	---	-85.7%	✓Pass
6	t _{ED}	Delay time from Clk edge to Data Fall driven	40.000 ns	80.000 ns	57.382 ns	64.017 ns	74.913 ns	77.763 ns	2500	43.5%	-6.4%	✓Pass
7	t _{EV}	Delay time from Clk edge to Data Fall Valid	---	100.000 ns	60.111 ns	67.555 ns	79.252 ns	83.904 ns	2500	---	-20.7%	✓Pass
8	t _{ED}	Delay time from Clk edge to Data Rise driven	40.000 ns	80.000 ns	54.659 ns	60.684 ns	71.123 ns	67.169 ns	2440	36.6%	-11.1%	✓Pass
9	t _{EV}	Delay time from Clk edge to Data Rise Valid	---	100.000 ns	57.573 ns	64.149 ns	75.158 ns	71.543 ns	2440	---	-24.8%	✓Pass
10	V _{CLKLow}	Low-level input voltage for clock	-500.000 mV	540.000 mV	-56.786 mV	-50.438 mV	-42.405 mV	49.004 mV	4920	-88.6%	-107.9%	✓Pass
11	V _{DataLow}	Low-level input voltage for Data	-500.000 mV	540.000 mV	-55.069 mV	-49.177 mV	-35.569 mV	51.321 mV	2467	-89.0%	-106.6%	✓Pass
12	V _{CLKHigh}	High-level input voltage for clock	1.260 V	2.300 V	1.825 V	1.835 V	1.850 V	93.739 mV	4930	44.8%	-19.0%	✓Pass
13	V _{DataHigh}	High-level input voltage for Data	1.260 V	2.300 V	1.499 V	1.515 V	1.531 V	77.266 mV	2467	19.0%	-33.4%	✓Pass


f_{CLK} - Test Result: Pass

Description: Clock frequency

Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max
0.000 Hz	3.072 MHz	3.027 MHz	3.030 MHz	3.034 MHz	17.798 kHz	4430	---	-1.2%




SPI 電氣特性驗證解決方案




使用示波器執行 SPI（Serial Peripheral Interface）電氣特性驗證，以確保其訊號符合所定義的電氣規格。在經過長時間燒機測試後，可確認待測訊號的電氣特性是否達標。

■ SPI 電氣特性驗證設定


1. 一般設定：根據匯流排配置選擇 SPI 類型（4-wire SPI 或 3-wire SPI）。



4-wire 設定：



3-wire 設定：



2. 解碼設定：設定 SPI 的資料格式以及各個通道的 Latching Edge。這裡所設定的 SPI 資料格式會同時套用至解碼與觸發設定中。

Settings

Import Export

General
Decode
Trigger
Validation

4-wire SPI

Chip Select Edge Active Low

SDI Edge Rising

SDO Edge Falling

Data Format

Bit Order MSB First

Word Size 8 bits

Default Previous Next

3. 觸發設定：資料格式已在上一頁設定完畢。本部分剩下的設定重點是資料位址與要觸發的資料腳位。

Settings

Import Export

General
Decode
Trigger
Validation

Trigger on

Data Pin: Data In - SDI

Data

Fixed Offset 0 Byte(s)

Data 1 XXh Data 5 XXh


Data 2 XXh Data 6 XXh

Data 3 XXh Data 7 XXh

Data 4 XXh Data 8 XXh

Default Previous Next

4. 驗證參數設定



由於 SPI 匯流排並未有官方標準的測量門檻，因此在進行驗證時，請使用者自行定義合適的參數限制。

本區塊顯示三項特性參數表，包括：

- 頻率
- 時序參數
- 電壓需求

所有支援的驗證參數項目與說明如下：

SPI Frequency Requirements

Symbol	Electrical Parameter
f_{SCLK}	SCLK Clock Frequency

SPI Timing Requirements


Symbol	Electrical Parameter
$t_{\text{SU,SDI}}$	SDI Setup Time
$t_{\text{HD,SDI}}$	SDI Hold Time
t_{DIO}	SDI Output Delay Time
$t_{\text{SU,SDO}}$	SDO Setup Time
$t_{\text{HU,SDO}}$	SDO Hold Time
t_{D}	SDO Output Delay Time
t_{HIGH}	SCLK High Time
t_{LOW}	SCLK Low Time
$t_{\text{SU,CS}}$	CS Chip Select Setup Time
$t_{\text{SU,CS}}$	CS Chip Select Hold Time
t_{CS}	Chip Select Deselect time (Chip Select High Time)
t_{CLKr}	SCLK Clock Rise Time
t_{CLKf}	SCLK Clock Fall Time

SPI Voltage Requirements

Symbol	Electrical Parameter
V_{IL}	Low-Level Input Voltage
V_{IH}	High-level Input Voltage
V_{OL}	Low-level Output Voltage
V_{OH}	High-level Output Voltage

UART 電氣特性驗證解決方案

■ 簡介：



使用示波器進行 UART 電氣特性驗證，以確認 UART 是否符合所定義的規格。在長時間燒機測試之後，可驗證被測訊號的電氣特性是否達標。


對於協定的電氣驗證，UART 協定的電氣特性檢測通常分為兩種：垂直（電壓）與水平（時間/相位）。

因此，使用本功能前，需先設定協定類型與規格，然後重複測試以獲得電氣特性測試報告。測試項目會依 UART 傳輸速率不同而有不同的規格與標準。

UART 驗證報告：

UART(RS232)										
Name	Description	Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Result	
1	f _{UART}	Baud rate ...	-0.5 %	0.5 %	0.0 %	0.0 %	0.1 %	0.0 %	32	Pass
2	V _{Low}	Low-level i...	-7.200 V	-8.800 V	-8.759 V	-7.541 V	0.000 uV	16.920 V	104	Fail
3	V _{High}	High-level i...	7.200 V	8.800 V	8.541 V	8.553 V	61.598 mV	32	Pass	

電氣特性驗證_軟體頁面：



1. 頻率：時脈速率
2. 時序：Set-up Time / Hold Time / Rise Time / Fall Time & Clock Stretching Timing limitation
3. 電壓：V_L, V_H, etc.

■ UART 電氣特性驗證設定

1. 一般設定：通道來源、工作電壓與傳輸速率

Settings

- General
- Decode
- Validation

Channel Settings

Data: DSO Channel 1 Probe Settings: x10

Voltage High (V_{high}): 5.00 V Voltage Low (V_{low}): -5.00 V

Baud Rate

9600 bps

Default Next

2. 解碼設定：UART 解碼設定

Settings

- General
- Decode
- Validation

Format

Data Bits: 8 Polarity: Idle High

Parity: None Stop Bits: 1

MSB First Invert Bits

Report Size: 16

Default Previous Next

3. 驗證參數設定：頻率、時序與電壓限制

Settings

- General
- Decode
- Validation

Customized EV Parameter:

Baud Rate

Name	Description	Min	Max
<input checked="" type="checkbox"/> f _{UART}	Baud rate for UART	-0.5 %	0.5 %

Time

Name	Description	Min	Max
<input type="checkbox"/> t _r	Edge rise time	X	X
<input type="checkbox"/> t _f	Edge fall time	X	X
<input checked="" type="checkbox"/> t _{high}	High time	98.958 μs	109.375 μs
<input checked="" type="checkbox"/> t _{low}	Low time	98.958 μs	109.375 μs

Voltage

Name	Description	Min	Max
<input checked="" type="checkbox"/> V _{Low}	Low-level input voltage	-4.5 V	-5.5 V
<input checked="" type="checkbox"/> V _{High}	High-level input voltage	4.5 V	5.5 V

Default Advance Previous Apply

4. 電氣特性驗證 軟體畫面

5 V
+0.00

1 ms
-4 ms

UART(RS232) Validation
Stop S/R: 1 MS/s

Free Run Stop

Analysis

Stop conditions

- Stop when acquired
1000 time(s)
- Stop when Result Fail >
0 time(s)

Information: Acquisition Count: 18
Fail Count: 18


<< < 1 / 18 > >>

Timestamp	State	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	ASCII	Stop bit Error
1 1.104 ms	Tx	53	63	72	65	65	6E	73	68									Screensh	

untitled1 X EV_UART_Test_9600 X

Settings Exit

5. 控制面板



A. 停止條件：

當擷取達到 X 次時停止

當測試結果失敗超過 X 次時停止

B. 資訊：

選擇查看波形

C. 儲存檔案：


儲存為 HTML 格式

儲存為 .MOW (Acute軟體專用格式)

6. 概覽報告



7. 詳細報告



8. 波形和參考點



9. Html 報告



Electrical Validation Report

Test Instrument Model	MSO3124V
Test Instruments Serial Number	MSV31240017
Test Date	04.27.2023 15:07:32
S/W Version	1.0.25
Protocol	UART(RS232)

Overview Results:



Total: 3
Pass: 2
Fail: 1

Index	Name	Description	Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max	Result
1	V_UART	Baud rate for UART	-0.5 %	0.5 %	0.0 %	0.0 %	0.1 %	0.0 %	32	-100.0 %	-80.0 %	Pass
2	V_Low	Low-level input voltage	-7.200 V	-8.800 V	-8.759 V	-7.541 V	0.000 uV	16.920 V	104	21.7 %	-100.0 %	Fail
3	V_High	High-level input voltage	7.200 V	8.800 V	8.541 V	8.553 V	8.613 V	61.598 mV	32	18.6 %	-2.1 %	Pass

V_{Low} - Test Result: Fail

Description: Low-level input voltage


Limit Min	Limit Max	Min	Mean	Max	Standard Deviation	Count	Margin Min	Margin Max
-7.200 V	-8.800 V	-8.759 V	-7.541 V	0.000 uV	16.920 V	104	21.7 %	-100.0 %



HTML 報告匯出

■ 簡介

每次 EV 測試皆支援匯出 HTML 報告。HTML 報告包含每個測試項目、測試結果、最大/最小值、長條圖與波形截圖。



儲存設定：

A. 將 HTML 儲存為：不合併/合併

不合併：圖片會與 HTML 分開儲存。

合併：圖片會嵌入在 HTML 檔案中（單一檔案）。


B. 設定用戶標誌 Logo：

勾選後可選擇圖片檔作為報告中的公司/用戶標誌。

C. 附加用戶資訊：

可在此輸入任何想要加入到報告中的補充說明或使用者資訊。

進階設定：




- A. 使用者可自訂測試項目於 HTML 報告中的顯示名稱
- B. 使用者亦可調整 HTML 報告中圖片的顯示倍率

進階設定


■ 簡介

EV 測試允許使用者根據每次擷取的需求，調整預設的擷取時間。由於不同的協定有不同的預設時脈或傳輸速率，這些差異主要來自於協定的傳輸速度與封包長度的不同。有時候，為了更準確地分析資料，可能需要擷取更長的封包。因此，**Acute** 提供了 **進階設定** 功能，讓使用者可以個別調整各項參數的擷取時間。

***僅在進入 EV 參數設定 時，才會顯示 進階設定 按鈕**



EV 進階設定：



MSO/TS3000 系列多機堆疊


■ 簡介

Acute MSO3124H.MSO3124V.TS3124H.TS3124V 示波器的特點之一是其多機組合堆疊功能，這使得最多可堆疊16台示波器，同時實現64通道最高250MS/s，或是16通道最高1GS/s的量測能力。在機殼設計方面，MSO3124H.MSO3124V.TS3124H.TS3124V 專為堆疊應用而設計，具備精心設計的定位導槽，使示波器在堆疊配置中能夠完美擺放。此外，示波器的散熱性能也得到了充分考慮，配置了雙側散熱孔，確保長時間運行時不會出現過熱問題。


在訊號連接方面，使用者可以選擇直接將待測訊號通過標準 BNC 接頭連接到示波器，或者使用被動探棒或差動探棒進行更廣泛性的量測。此外，Acute 還提供了BNC to Probe Tip Adaptor，可以改善傳統探棒在連接上常見的量測連接品質問題，確保用戶獲得最準確的測量結果。

軟體畫面

1. 64Channel @ 250MS/s



2. 16Channel @ 1GS/s




■ 各種訊號連接方式

1. 訊號線直接透過BNC to BNC接頭連接



2. 搭配被動探棒量測，使用彈簧短接



• Reducing Ringing:

接地線越短，電感值越小，從而消除或減輕在訊號邊緣產生的Ringing、Overshoot或Undershoot

- **Minimizing Noise Pickup:**

縮短長度可減少迴路截面積，降低因空間中的電磁場影響

- **Increasing Effective Bandwidth:**

拉近接地線能確保高頻成分不被濾除，還原高速數位訊號的真實樣貌。

建議使用範圍：

建議接法	量測訊號速度範圍
鱷魚夾長線	低頻量測 (< 1 MHz)
縮短接地線(彈簧短接)	中高頻量測 (1~20 MHz)


3. 搭配被動探棒以及BNC to Probe Tip Adaptor量測



4. 搭配高壓差動探棒量測




5. 實際堆疊畫面 16台(64 Channels)



■ 注意事項

1. MSO3124H.MSO3124V.TS3124H.TS3124V 示波器為 USB3.0 介面的儀器，運作時需消耗 4.5~7.7W，使用時建議連接至電腦後方的 USB3.0 插槽或是使用具有獨立供電的 USB3.0 hub，以提供最佳的電力供應及最佳量測性能。
2. MSO3124H.MSO3124V.TS3124H.TS3124V 示波器經過內部測試，在堆疊狀態下仍可保持長時間運作不致過熱，但若長時間於高溫或不利於散熱環境使用時，仍須注意示波器使用溫度並適度提供額外散熱方式，以避免示波器過熱 (> 80 度 C) 而影響操作。



3. 多機堆疊時，各機器間根據取樣率不同，會產生一定程度的相位差，以 1GS/s 取樣率為例，主機和第一台從機間的相位差為 $< \pm 2\text{ns}$ ，和最後一台從機間的相位差為 $< \pm 3\text{ns}$ 。

主機和第一台從機(2nd)的相位差



主機和最後一台從機(16th)的相位差

