Popular Keywords

LTPI

The LTPI (LVDS Tunneling Protocol & Interface) is an interface designed for transferring low-speed signals between the HPM (Host Platform Manager) and SCM (Secure Control Module).

It supports GPIO, I²C / SMBus, and UART channels, and achieves multi-channel multiplexing through TDM (Time-Division Multiplexing) over an LVDS link.

The GPIO channel includes two types — low latency and normal latency; the I²C / SMBus channel handles single-controller links; the UART channel supports flow control; the OEM channel is reserved for proprietary interfaces; and the Data channel supports memory-mapped data transfer.

Protocol Analyzer

 - BF7264 Pro with LVDS POD supports signal measurement up to 400 MHz.

 - For convenient hardware setup and testing, End-tip jumper wires can be used.

BF7264 Pro Specifications PDF

LVDS POD Specifications PDF

8b10b

LTPI Packet, including command decoding

GPIO / I2C / UART Packet

Save as TXT/CSV

In Logic Analyzer mode, click the icon above the report area to save the decoded data as a TXT/CSV file.

Export Icon

LTPI Decoding Setup Steps

1. Click Quick Settings or Add Protocol Decode to select a protocol for logic analyzer capture.

2. Select LTPI for decoding.

3. If you use Quick Settings, the system will recommend configurations for trigger type, sampling rate, voltage threshold, and channel settings.

4. Click the icon to access the Decode Settings screen.

Image 1
Image 2

Decode Settings

Assign the test signals of the DUT to the corresponding logic analyzer channels:

Tx Clock

Tx Data

Rx Clock

Rx Data

SDR: The DUT transmits signals in Single Data Rate mode.

DDR: The DUT transmits signals in Double Data Rate mode.

Waveform: Displays the direction (Transmit / Receive) and the decoded content — 8b10b / LTPI / GPIO / UART / I²C.

Detail Report: Enable or disable detailed reporting.

Import GPIO CSV: Enable importing bit names for GPIO signals.

[LL0] indicates the bit name mapping for Low Latency GPIO-0 (bits 7–0).

[LL1] indicates the bit name mapping for Low Latency GPIO-1 (bits 7–0).

[NL0] indicates the bit name mapping for Normal Latency GPIO-0 (bits 7–0).

[NL1] indicates the bit name mapping for Normal Latency GPIO-1 (bits 7–0).

We use cookies to elevate your user experience and enhance the quality of our site. To find out more or adjust cookie settings, click here .