Popular Keywords

SPI NAND

SPI NAND Flash is a SPI/QPI interfaced NAND flash memory. The decoder translates the bus signal to command/address/data field to provide an easier way to exam the SPI NAND waveform.

Logic Analyzer

1. Supported Models: TL4234B, MSO2216B, MSO3124H, MSO3124V, LA4068B, LA4136B, BF7264 Pro with LA option

2. Recommended Model: TL4234B

3. Supported Vendors: Dosilicon, ESMT, Fudan, GigaDevice, Macronix, Micron, SkyHigh, Winbond, Xtxtech (Paragon), ZettaDevice.

TL4234B

TL4000 series Specifications PDF

SPI NAND Decode

Protocol Quick Setup

1. Click Quick Settings to select a protocol for logic analyzer capture.

2. Select SPI NAND for decoding.

3. The system provides recommended settings for trigger type, sampling rate, voltage threshold, and channel settings.

4. Click the icon to access the Decode Settings screen.

Decode Settings

CS#: Chip select

SCLK: Clock

SIO0 – SIO3: Data

Start up reading mode: The initial setting of the reading mode for the decoder.

Command deselect time: The minimum required time for #CS deselecting. Clock LOW to output valid: The data probe time after clock falling.

Trigger Settings

Channel: Select channels.

CS# Glitch Trigger: Trigger the glitch on CS# channel.

tSHSL / tCLQV: Set tSHSL / tCLQV.

Clause Trigger: Please reference Clause Trigger chapter.

State: Show the details of trigger condition in every state as left side; typing or selecting the trigger values in the Command, Address and Data fields, default value is XX means “don’t care”.

Provided the Single / Dual / Quad / Octal mode

SPI NAND Decoding Example

Electrical Validation solution pdf

We use cookies to elevate your user experience and enhance the quality of our site. To find out more or adjust cookie settings, click here .